

In [4] a 1V two-stage amplifier is designed for the SO technique. It is based on a p -type folded-cascode two stage Miller-compensated structure. An additional common-mode amplifier, also performing the necessary signal inversion, is used for the CMFB. The overall opamp operates at a minimum supply voltage of $V_{GS} + V_{DSsat}$, but speed and power

consumption are both limited by the additional CMFB amplifier. In [5], the same opamp is used but with the CMFB in the first stage implemented using a cross-coupled transistor stage. CMFB in the second stage is achieved using a simple passive circuit suitable only for SO circuits. The minimum supply voltage needed is however increased by one V_{DSsat} . This paper introduces further modifications to the above cross-coupled connection so as to reduce the minimum supply voltage. Bootstrapped switches allow a simple switched-capacitor CMFB circuit to be used. Two compensation schemes are considered and compared with respect to the amplifier performance. As the signal level is reduced for reduced supply voltages, the noise level becomes more critical. Special noise reduction techniques are discussed for the modified architecture.

The paper is organized as follows: Section 2 introduces the modified opamp structure. In section 3, simulation results are shown comparing the two possible compensation schemes. Finally, conclusions are summarized in section 4.

2. PROPOSED OPAMP

For the differential opamp shown in Fig. 1, the low supply voltage prevents the use of stacked transistors so that a two-stage amplifier is usually needed to achieve the required dc gain.

An input PMOS differential pair allows the use of VSS as the opamp CM input voltage V_{cm-in} .

2.1. Common-Mode Feedback

Due to the differential structure, the common mode output voltage of *both* stages needs to be regulated using CMFB. Biasing of class-A amplifiers is typically accomplished with a CMFB circuit that senses the output CM voltage in order to control the tail current source via a current mirror. However, owing to stability considerations, the gain and bandwidth of the CMFB loop are limited to at most those of the differential mode signal path. Moreover, power consumption is increased due to the added CMFB circuitry.

Fig. 2 shows the proposed amplifier structure. The NMOS cascode current source has been split into two equally-sized, cross-coupled devices (M51, M52 and M61, M62) with their gates connected to the two outputs of the first stage (nodes $n3$ and $n4$). This negative feedback connection causes the differential signal at the output of the first stage (nodes $n3$ and $n4$) to see a high load impedance given by the reciprocal of

$$gds_{out1} = gds_8 + (gm_{51} - gm_{52}) + \frac{gds_3(gds_1 + 2gds_{51})}{gds_3 + gds_1 + 2gds_{51} + gm_3 + gmb_3} \quad (1)$$




Figure 2. Proposed opamp schematic.

The conductance gm_{51} seen at the gate of transistors M51 and M61 is thus canceled by the opposite action of the parallel transistors M52 and M62 respectively. Proper matching of these transistors, together with other terms in equation (1) prevent the output resistance from going negative. The total conductance gds_{out1} is thus limited by gds_8 .

On the other hand, for the common mode signal, the output conductance is also given by equation (1) but with the negative term turned positive. The total conductance gds_{out1} in this case is limited by $gm_{51} + gm_{52}$. This impedance is a low one and thus the first stage does not require an additional CMFB circuit. In fact the cross-coupled devices act like a built-in CMFB circuit that senses the output of the first stage and regulates its common mode voltage. It also allows a minimum supply voltage of $V_{GS} + V_{DSsat}$.

The second stage is composed of the NMOS common source amplifier M11(M13) with active load M10(M12). A simple passive switched-capacitor CMFB circuit (shown in Fig. 1) can be used in this case. The dc voltage across C_1 is determined by capacitor C_2 which is switched between being in parallel with C_1 and $V_{cm-out} - V_b$, where V_b is the desired biasing voltage for the current source p -transistors M10 and M12. Since the potential V_b is close to VSS , n -transistors can be used to switch it. However, bootstrapped switches must be used in the CMFB circuit for those switches that have to switch the V_{cm-out} potential. These bootstrapped switches can be shared with the sampling network connecting the integrator output to subsequent stages as shown in Fig. 1.

2.2. Opamp Compensation

Two possible compensation schemes are possible for this two-stage opamp structure:

The first one is the standard Miller compensation scheme which consists of connecting the compensation capacitor C_C in series with a compensation resistance R_C between

the output nodes and the output of the first stage (nodes $n3$ and $n4$). Analysis of the amplifier shows that the transfer function has five poles and two zeros that can be placed in the half-left plane. A sort of pole-zero cancellation is also possible by properly choosing the value of R_C . This further enhances the phase margin.

The second compensation scheme is shown in Fig. 2. This is done by connecting the compensation capacitor C_C to the source of the cascode devices (nodes $n1$ and $n2$) [6]. These low impedance points decouple the gate of the output stage amplifier (transistors M11 and M13) from the compensation capacitor. This technique offers a much improved high-frequency power-supply rejection ratio (PSRR) and moves the right-half plane zero resulting from Miller compensation into high frequencies. It can be shown [6] that this type of compensation results in two complex poles besides the dominant one. It is thus quite possible to obtain a design with adequate phase margin, which suffers from insufficient gain margin due to gain peaking beyond the unity-gain bandwidth, caused by a high pole quality factor Q_p . This pole quality factor Q_p is given by [6]

$$Q_p \approx \left[\frac{gm_{11}C_L}{(gm_3 + gmb_3)C_{n3}} \right]^{1/2} \frac{C_C}{C_L + C_C} \quad (2)$$

It can be kept low by making the transconductances of the cascode transistor M3(M4) large compared to the output driver M11(M13). In addition a moderate value of C_C is required.

Both schemes ensure stability. Low- Q_p considerations for the second one usually impose more constraints on the design of the amplifier. High cascode transconductance implies either lower $V_{GS} - V_{th}$ or higher current. Lower $V_{GS} - V_{th}$ leads to higher parasitic capacitance which will reduce the amplifier bandwidth. This implies an optimum $V_{GS} - V_{th}$ value. Higher cascode current implies larger power consumption and higher input referred thermal noise. In addition, the value of the compensation capacitance C_C in the second case is limited by the required Q_p . Since the aliased input referred in-band white noise in switched-capacitor circuits is inversely proportional to the value of the compensation capacitor of the amplifier, this restricts the white noise performance optimization.

2.3. Noise Reduction

For low-noise input front-ends, the input amplifier noise optimization is an important step in the overall system design. Thermal noise can be reduced using higher input current in the input differential pair. While flicker noise can be reduced using larger areas for the transistors contributing to the flicker noise (namely M1, M2, M5, M6, M8 and M9). This causes higher parasitic capacitance on the internal nodes and thus increases the amplifier power consump-




Figure 3. Output chopping using the cascode transistors.

tion. To overcome this, techniques such as chopper stabilization [7] can be used. For the proposed amplifier, the input is chopped using four input n -switches as shown in Fig. 1. On the other hand, the output of the first stage is chopped as shown in Fig. 3 using only two additional cascode transistors M32 and M42 in parallel with the existing ones but with their sources connected to nodes $n2$ and $n1$ respectively. The gates of both cascodes are then driven by two *overlapping* chopper clocks (ϕ_{ch1} and ϕ_{ch2}) at half the sampling frequency. The two chopper clocks must overlap to avoid the simultaneous cutoff of both cascodes in parallel in the same time which would increase the settling time of the opamp. Using the supply as the gate bias of the cascode transistors eliminates the need of an additional biasing voltage. This arrangement reduces the $1/f$ noise for all transistors but M8 and M9 where a larger transistor length must be used.

It should be noted that the input chopper switches, shown in Fig. 1, create an additional pole together with the input capacitance of the opamp. This pole must be considered during the amplifier design.

3. RESULTS

As an example of the proposed architecture, table 1 shows the simulated results of two sized netlists. The first using the cascode compensation scheme, and the second (shown between brackets for different values) using the Miller scheme with a nulling resistor to compensate for the right half-plane zero. Both circuits are sized for the same supply voltage, unity-gain frequency, phase margin, slew rate, and output voltage range in order to be able to compare them. A 0.35μ technology is used with a p - and n -transistor thresholds of 0.63 V and 0.6 V respectively.

It is to be noted that for the CMFB network shown in Fig. 1, the capacitor C_1 loads the amplifier output. At the same time, it is connected to the V_{cmfb} input of the amplifier which has an input capacitance equal to double the gate ca-

Specification	Value
VDD	1 V
GBW	10 MHz
Phase Margin	75 °
Slew rate	7.0 V/ μ s
Load Capacitance (C_L)	5 pF
Compensation Capacitance (C_C)	1.4(2.3) pF
CMFB Loading Capacitance (C_1)	1.0 pF
DC gain	63 (70) dB
Pole Quality factor (Q_p)	1.0
Power Dissipation	175 (213) μ W
Total Input Thermal Noise	122 (84) μ V
Max. output voltage	0.82 V
Min. output voltage	0.15 V

Table 1. Simulated Results.

capitance of M10. A capacitor divider thus exists and some gain of the CMFB network is lost. To overcome this problem, C_1 is chosen to be five times the size of the input capacitance at V_{cmfb} . During sizing this capacitance is limited to 20% of the load capacitance.

For the cascode compensation scheme, a lower compensation capacitance value could be used, this reduces the overall power consumption. However, due to low- Q_p considerations it is more difficult to obtain a satisfactory gain. The high-frequency PSRR is also better for cascode compensation. Careful layout can further enhance the PSRR performance for both cases as supply noise is considered as a CM signal and is cancelled at the differential output of the amplifier.

Additional transistors for chopper stabilization are taken into account during sizing. Flicker noise can thus be neglected.

Fig. 4 shows the simulated open-loop gain for both cases, gain peaking can be easily identified for the cascode compensation case. Special care has been taken during sizing such that the complex pole quality factor Q_p does not exceed unity.

4. CONCLUSIONS

The proposed fully differential opamp allows very low supply voltage operation and minimizes the additional CMFB circuitry thus saving the overall power.

Conventional Miller and cascode compensation schemes are compared using a design example.

Minor modifications allow the chopper-stabilization technique to be used for noise reduction.

Combined with the switch bootstrapping technique, the proposed architecture permits robust very-low voltage switched-capacitor circuits to be constructed in standard CMOS technologies using common design techniques. This approach has been used successfully in a 1V $\Sigma\Delta$ modulator




Figure 4. Simulated Open-loop Gain for the two compensation schemes.

with 88dB dynamic range.

5. REFERENCES

- [1] J. Crols and M. S. J. Steyaert, "Switched-Opamp: An Approach to Realize Full CMOS Switched-Capacitor Circuits at Very Low Power Supply Voltages," *IEEE J. of Solid-State Circuits*, vol. 29, pp. 936–942, Aug. 1994.
- [2] M. Dessouky and A. Kaiser, "Rail-to-Rail Operation of Very Low Voltage CMOS Switched-Capacitors Circuits," in *Proc. Int. Symposium on Circuits and Systems*, pp. 144–147, May 1999.
- [3] W. Sansen, M. Steyaert, V. Peluso, and E. Peeters, "Toward Sub 1V Analog Integrated Circuits in Submicron Standard CMOS Technologies," in *Proc. IEEE Int. Solid State Circuit Conf.*, pp. 186–187, 1998.
- [4] A. Baschiroto and R. Castello, "A 1V 1.8MHz CMOS Switched-Opamp SC Filter with Rail-to-Rail Output Swing," in *Proc. IEEE Int. Solid State Circuit Conf.*, pp. 58–59, 1997.
- [5] M. Waltari and K. Halonen, "Fully differential switched opamp with enhanced common mode feedback," *IEE Electron. Lett.*, vol. 34, pp. 2181–2182, Nov. 1998.
- [6] D. B. Ribner and M. A. Copeland, "Design Techniques for Cascoded CMOS Op Amps with Improved PSRR and Common-Mode Input Range," *IEEE J. of Solid-State Circuits*, vol. 19, pp. 919–925, Dec. 1984.
- [7] K. Hsieh, P. R. Gray, D. Senderowicz, and D. G. Messerschmidt, "A Low-Noise Chopper-Stabilized Differential Switched-Capacitor Filtering Technique," *IEEE J. of Solid-State Circuits*, vol. 16, pp. 708–715, Dec. 1981.