

Abstract

We present a new SystemC simulator more than 10x faster than Standard SystemC package. SystemCASS use signal dependancy analysis and static scheduling.

This table shows some differences between standard SystemC and our implementation.

Simulator Library SystemC 2.0.1 SystemCASS

Method

We follow few steps :

Port dependancies analysis for each hardware component instance
 Netlist elaboration

- 3. Static scheduling generation
- 4. Cycle accurate simulation

Two ways to get port dependancy informations are available : using automatic compiler/analyser at compile time; or either writing dependancy rules by hand.



Simulator Library	System 2.0.1	oystemo Abb
Simulator Type	Discrete Event	Cycle Based
Language Subset	All	Core Subset
Scheduling	Dynamic	Static
Communication Interface	Costly	Lightweight
Sensitivity List	From user	No need
Port Dependancy	No need	Automatic

FIGURE 3: Simulator Overview

Platforms

NCPU is a real gigabit ethernet application using multiprocessor architecture. This platform use **SoCLIB** IP Cores. (http://soclib.lip6.fr)





FIGURE 1: Mouchard's Toplevel Example

The automatic analyser parses the source code; build the data support for each variable; and writes port dependancy rules to an external source file.



\mathbf{C}	C	$\mathbf{)} 0 1$	C	\mathbf{O}
		<i>,</i>		

Simulator Library	System 2.0.1	bystem Abb
NCPU Platform (16x CPU)	1.725 cycles/s	$23\ 000\ \text{cycles/s}$
NCPU Platform (24x CPU)	1.042 cycles/s	16 949 cycles/s

FIGURE 5: Performance overview



SystemCASS :

is more than 10x faster than SystemC standard package
gets data dependancy automatically.