

Outline

- Introduction
- Architecture of a RISC Processor
- Implementation**



Pirouz Bazargan Sabet

December 2008

Implementation

Implementation of DEC cycle

- Next instruction address calculation




Pirouz Bazargan Sabet

December 2008

Implementation

Example : Beq rs, rt, label




Pirouz Bazargan Sabet

December 2008

Implementation

Example : Beq rs, rt, label



Pirouz Bazargan Sabet

December 2008

Next instruction address


- Sequential address (SeqA)
- Branch target address (BraA)
- Jump address (JmpA)
- Source register (Rs)
- $0xBFC0\ 0000$ (RstA)
- $0xBFC0\ 0180$ (BexA)
- $0x8000\ 0080$ (ExcA)



Pirouz Bazargan Sabet

December 2008


Next instruction address



Pirouz Bazargan Sabet

December 2008

Next instruction address



Pirouz Bazargan Sabet

December 2008

Next instruction address


- Sequential address (SeqA) **Branch failure**
Sequential instruction
- Branch target address (BraA)

	Beq	Bne	Bltz	Bgez	Blez	Bgtz
Condition	$R_s = R_t$	$R_s \neq R_t$	$R_s < 0$	$R_s \geq 0$	$R_s \leq 0$	$R_s > 0$
True	BraA	BraA	BraA	BraA	BraA	BraA
False	SeqA	SeqA	SeqA	SeqA	SeqA	SeqA



Pirouz Bazargan Sabet

December 2008




Next instruction address

- Sequential address (SeqA) Branch failure
Sequential instruction
- Branch target address (BraA)

	Beq	Bne	Bltz	Bgez	Blez	Bgtz
Condition	$Rs = Rt$	$Rs \neq Rt$	$Rs < 0$	$Rs < 0$	$Rs \leq 0$	$Rs \leq 0$
True	BraA	SeqA	BraA	SeqA	BraA	SeqA
False	SeqA	BraA	SeqA	BraA	SeqA	BraA

LIP 6
Pirouz Bazargan Sabet
December 2008



Next instruction address

- Sequential address (SeqA) Branch failure
Sequential instruction
- Branch target address (BraA)

	Beq	Bne	Bltz	Bgez	Blez	Bgtz
Condition	$Rs = Rt$	$Rs \neq Rt$	$Rs < 0$	$Rs < 0$	$Rs \leq 0$	$Rs \leq 0$
True	BraA	SeqA	BraA	SeqA	BraA	SeqA
False	SeqA	BraA	SeqA	BraA	SeqA	BraA

$Rs = 0$
 $Rs < 0$

LIP 6
Pirouz Bazargan Sabet
December 2008

