

Implementation

- ❑ RISC vs. CISC concept
- ❑ **Concept of pipeline**
- ❑ An implementation of Mips
- ❑ Pipeline's problems



Pirouz Bazargan Sabet

December 2008

Implementation

How to measure the performance ? Execution time

Clock frequency

Number of cycles per instruction (CPI)

$$\text{Performance} = \frac{\text{Clock Frequency}}{\text{CPI}}$$



Pirouz Bazargan Sabet

December 2008

Implementation

Objectives

Execute each instruction in one cycle

CPI = 1 cycle/inst.

Which hardware is required ?



Pirouz Bazargan Sabet

December 2008

Implementation

	Add
Read instruction	✓
Decode	✓
Read operands	✓ Rs, Rt
Make an operation	✓ +
Save the result	✓ Rd
Compute next inst. addr.	✓ next seq. addr.




Pirouz Bazargan Sabet

December 2008


Implementation

	Add	Lw	
Read instruction	✓	✓	
Decode	✓	✓	
Read operands	✓	✓	I, Rs
Make an operation	✓	✓	+
Memory access	○	✓	Read
Save the result	✓	✓	
Compute next inst. addr.	✓	✓	

 Pirouz Bazargan Sabet December 2008

Implementation


	Add	Lw	Sw	Jr
Read instruction	✓	✓	✓	✓
Decode	✓	✓	✓	✓
Read operands	✓	✓	✓	✓
Make an operation	✓	✓	✓	○
Memory access	○	✓	✓	○
Save the result	✓	✓	○	○
Compute next inst. addr.	✓	✓	✓	✓

 Pirouz Bazargan Sabet December 2008

Implementation

All the instructions have the same execution scheme

- Read instruction
- Decode
- Read operands
- Make an operation
- Memory access
- Save the result
- Compute next inst. addr.

 Pirouz Bazargan Sabet December 2008

Implementation

In which order ?

a

b

c

d

1

2

3

4

5

6

Read instruction

Decode


Read operands





Make an operation



Memory access

Save the result

Compute next inst. addr.

 Pirouz Bazargan Sabet December 2008







Implementation

Is there any limitation ?

NO !


Pirouz Bazargan Sabet
December 2008

- ### Implementation
- Pipeline rules :
- Pipeline stages must be separated by registers
 - Pipeline must be as balanced as possible (all stages must have the same length)
- 
Pirouz Bazargan Sabet
December 2008

Implementation


- ❑ RISC vs. CISC concept
- ❑ Concept of pipeline
- ❑ **An implementation of Mips**
- ❑ Pipeline's problems



Pirouz Bazargan Sabet

December 2008

Implementation



Pirouz Bazargan Sabet

December 2008

Implementation

IFC
DEC
EXE
MEM
WBK

There is no relationship between pipeline stages and operations

The balance of a pipeline may change in the time




Pirouz Bazargan Sabet

December 2008

Implementation

At a given time, several instructions are executed inside a pipeline processor




Pirouz Bazargan Sabet

December 2008

Implementation

At each cycle there are 2 accesses to the memory



Pirouz Bazargan Sabet

December 2008

Implementation

Pipeline rules :

- Each piece of hardware must "belong" to a UNIQUE pipeline cycle




Pirouz Bazargan Sabet

December 2008

Implementation

Example : Add rd, rs, rt




Pirouz Bazargan Sabet

December 2008

Implementation

Example : Add rd, rs, rt



Pirouz Bazargan Sabet

December 2008

