Context Navigation

source: trunk/hal/tsar_mips32/drivers/soclib_pic.c @ 538

Last change on this file since 538 was 534, checked in by nicolas.van.phan@…, 6 years ago
Add mtty driver.
File size: 20.1 KB

Line
1	/*
2	* soclib_pic.c - soclib PIC driver implementation.
3	*
4	* Author Alain Greiner (2016,2017)
5	*
6	* Copyright (c) UPMC Sorbonne Universites
7	*
8	* This file is part of ALMOS-MKH.
9	*
10	* ALMOS-MKH is free software; you can redistribute it and/or modify it
11	* under the terms of the GNU General Public License as published by
12	* the Free Software Foundation; version 2.0 of the License.
13	*
14	* ALMOS-MKH is distributed in the hope that it will be useful, but
15	* WITHOUT ANY WARRANTY; without even the implied warranty of
16	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17	* General Public License for more details.
18	*
19	* You should have received a copy of the GNU General Public License
20	* along with ALMOS-MKH; if not, write to the Free Software Foundation,
21	* Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
22	*/
23
24	#include <hal_kernel_types.h>
25	#include <chdev.h>
26	#include <soclib_pic.h>
27	#include <errno.h>
28	#include <string.h>
29	#include <vfs.h>
30	#include <rpc.h>
31	#include <cluster.h>
32	#include <printk.h>
33	#include <core.h>
34	#include <thread.h>
35
36	//////////////////////////////////////////////////////////////////////////////////////
37	// Extern variables
38	//////////////////////////////////////////////////////////////////////////////////////
39
40	extern chdev_directory_t chdev_dir; // defined in chdev.h / allocated in kerneL-init.c
41
42	extern iopic_input_t iopic_input; // defined in dev_pic.h / allocated in kernel_init.c
43	extern lapic_input_t lapic_input; // defined in dev_pic.h / allocated in kernel_init.c
44
45
46
47	//////////////////////////////////////////////////////////////////////////////////////
48	// SOCLIB PIC private functions
49	//////////////////////////////////////////////////////////////////////////////////////
50
51	///////////////////////////////
52	uint32_t soclib_pic_wti_alloc( void )
53	{
54	uint32_t index;
55
56	// get pointer on cluster extension for SOCLIB PIC (XCU descriptor)
57	soclib_pic_cluster_t * ext_ptr = LOCAL_CLUSTER->pic_extend;
58
59	assert( (ext_ptr->first_free_wti < ext_ptr->wti_nr) ,
60	"no free WTI found : too much external IRQs\n");
61
62	// update WTI allocator
63	index = ext_ptr->first_free_wti;
64	ext_ptr->first_free_wti++;
65
66	return index;
67
68	} // end soclib_pic_wti_alloc()
69
70	///////////////////////////////////////
71	inline uint32_t * soclib_pic_xcu_base( void )
72	{
73	return ((soclib_pic_cluster_t *)(LOCAL_CLUSTER->pic_extend))->xcu_base;
74	}
75
76	/////////////////////////////////////////////////////////
77	inline uint32_t * soclib_pic_remote_xcu_base( cxy_t cxy )
78	{
79	soclib_pic_cluster_t * extend;
80
81	// get extended pointer on PIC extension in remote cluster
82	extend = hal_remote_lpt( XPTR( cxy , &cluster_manager.pic_extend ) );
83
84	return (uint32_t *)hal_remote_lpt( XPTR( cxy , &extend->xcu_base ) );
85
86	}
87
88	///////////////////////////////////////////
89	void soclib_pic_xcu_status( lid_t lid,
90	uint32_t * hwi_status,
91	uint32_t * wti_status,
92	uint32_t * pti_status )
93	{
94	// get local XCU segment base
95	uint32_t * base = soclib_pic_xcu_base();
96
97	// read PRIO register
98	// in TSAR : XCU output [4*lid] is connected to core [lid]
99	uint32_t prio = base[ (XCU_PRIO << 5) \| (lid<<2) ];
100
101	*wti_status = (prio & 0x4) ? (((prio >> 24) & 0x1F) + 1) : 0;
102	*hwi_status = (prio & 0x2) ? (((prio >> 16) & 0x1F) + 1) : 0;
103	*pti_status = (prio & 0x1) ? (((prio >> 8) & 0x1F) + 1) : 0;
104
105	}
106
107	////////////////////////////////////////////////////
108	inline uint32_t soclib_pic_xcu_ack( uint32_t * reg )
109	{
110	return *reg;
111	}
112
113	/////////////////////////////
114	void soclib_pic_irq_handler( void )
115	{
116	uint32_t hwi_status; // HWI index + 1 / no pending HWI if 0
117	uint32_t wti_status; // WTI index + 1 / no pending WTI if 0
118	uint32_t pti_status; // PTI index + 1 / no pending PTI if 0
119	chdev_t * src_chdev; // pointer on source chdev descriptor
120	uint32_t index; // WTI / HWI / PTI index
121
122	uint32_t * xcu_base = soclib_pic_xcu_base();
123
124	core_t * core = CURRENT_THREAD->core;
125
126	// get XCU status
127	soclib_pic_xcu_status( core->lid,
128	&hwi_status,
129	&wti_status,
130	&pti_status );
131
132	#if DEBUG_HAL_IRQS
133	uint32_t cycle = (uint32_t)hal_get_cycles();
134	if (DEBUG_HAL_IRQS < cycle )
135	printk("\n[DBG] %s : core[%x,%d] enter / WTI = %x / HWI = %x / PTI = %x / cycle %d\n",
136	__FUNCTION__ , local_cxy , core->lid , wti_status , hwi_status , pti_status, cycle );
137	#endif
138
139	// analyse status and handle up to 3 pending IRQs (one WTI, one HWI, one PTI)
140
141	if( wti_status ) // pending WTI
142	{
143	index = wti_status - 1;
144
145	////////////////////////////////////////////////////////
146	if( index < LOCAL_CLUSTER->cores_nr ) // it is an IPI
147	{
148	assert( (index == core->lid) , "illegal IPI index" );
149
150	#if DEBUG_HAL_IRQS
151	if (DEBUG_HAL_IRQS < cycle )
152	printk("\n[DBG] %s : core[%x,%d] handling IPI\n", __FUNCTION__ , local_cxy , core->lid );
153	#endif
154	// acknowledge IRQ (this require an XCU read)
155	uint32_t ack = xcu_base[(XCU_WTI_REG << 5) \| core->lid];
156
157	// check RPC FIFO, and activate or create a RPC thread
158	// condition is always true, but we use the ack value
159	// to avoid a GCC warning
160	if( ack + 1 ) rpc_check();
161	}
162	////////////////////////////////////////////////////////////////
163	else // it is an external IRQ
164	{
165	// get pointer on source chdev
166	src_chdev = ((soclib_pic_core_t *)core->pic_extend)->wti_vector[index];
167
168	if( src_chdev == NULL ) // strange, but not fatal
169	{
170	printk("\n[WARNING] in %s : no handler for WTI %d on core %d in cluster %x\n",
171	__FUNCTION__ , index , core->lid , local_cxy );
172
173	core->spurious_irqs ++;
174
175	// disable WTI in local XCU controller
176	xcu_base[(XCU_MSK_WTI_DISABLE << 5) \| core->lid] = 1 << core->lid;
177
178	hal_fence();
179	}
180	else // call relevant ISR
181	{
182
183	#if DEBUG_HAL_IRQS
184	if (DEBUG_HAL_IRQS < cycle )
185	printk("\n[DBG] %s : core[%x,%d] handling external WTI %d\n",
186	__FUNCTION__ , local_cxy , core->lid , index );
187	#endif
188	// call ISR
189	src_chdev->isr( src_chdev );
190	}
191	}
192	}
193
194	/////////////////////////////////////////////////////////////
195	if( hwi_status ) // It is an Internal IRQ
196	{
197	index = hwi_status - 1;
198
199	// get pointer on source chdev
200	src_chdev = ((soclib_pic_core_t *)core->pic_extend)->hwi_vector[index];
201
202	if( src_chdev == NULL ) // strange, but not fatal
203	{
204	printk("\n[WARNING] in %s : no handler for HWI %d on core %d in cluster %x\n",
205	__FUNCTION__ , index , core->lid , local_cxy );
206
207	core->spurious_irqs ++;
208
209	// disable HWI in local XCU controller
210	xcu_base[(XCU_MSK_HWI_DISABLE << 5) \| core->lid] = 1 << core->lid;
211
212	hal_fence();
213	}
214	else // call relevant ISR
215	{
216
217	#if DEBUG_HAL_IRQS
218	if (DEBUG_HAL_IRQS < cycle )
219	printk("\n[DBG] %s : core[%x,%d] handling HWI %d\n",
220	__FUNCTION__ , local_cxy , core->lid , index );
221	#endif
222	// call ISR
223	src_chdev->isr( src_chdev );
224	}
225	}
226	///////////////////////////////////////////////////////
227	if( pti_status ) // It is a Timer IRQ
228	{
229	index = pti_status - 1;
230
231	assert( (index == core->lid) , "unconsistent PTI index\n");
232
233	#if DEBUG_HAL_IRQS
234	if (DEBUG_HAL_IRQS < cycle )
235	printk("\n[DBG] %s : core[%x,%d] handling PTI %d\n",
236	__FUNCTION__ , core->lid , local_cxy , index );
237	#endif
238	// acknowledge IRQ (this require a read access to XCU)
239	uint32_t ack = xcu_base[(XCU_PTI_ACK << 5) \| core->lid];
240
241	// execute all actions related to TICK event
242	// condition is always true, but we use the ack value
243	// to avoid a GCC warning
244	if( ack + 1 ) core_clock( core );
245	}
246	} // end soclib_pic_irq_handler()
247
248
249
250
251	//////////////////////////////////////////////////////////////////////////////////////
252	// SOCLIC PIC device generic API
253	//////////////////////////////////////////////////////////////////////////////////////
254
255	/////////////////////////////////////
256	void soclib_pic_init( chdev_t * pic )
257	{
258	uint32_t i; // for loop on IOPIC inputs
259
260	// get IOPIC controller cluster and segment base pointer
261	cxy_t iopic_seg_cxy = GET_CXY( pic->base );
262	uint32_t * iopic_seg_ptr = GET_PTR( pic->base );
263
264	// reset the IOPIC component registers : disable all input IRQs
265	for( i = 0 ; i < CONFIG_MAX_EXTERNAL_IRQS ; i++ )
266	{
267	xptr_t iopic_seg_xp = XPTR( iopic_seg_cxy,
268	iopic_seg_ptr + i*IOPIC_SPAN + IOPIC_MASK );
269	hal_remote_sw( iopic_seg_xp , 0 );
270	}
271
272	} // end soclib_pic_init()
273
274	//////////////////////////////////////////////////
275	void soclib_pic_extend_init( uint32_t * xcu_base )
276	{
277	soclib_pic_cluster_t * cluster_ext_ptr;
278	soclib_pic_core_t * core_ext_ptr;
279	kmem_req_t req;
280	uint32_t lid;
281	uint32_t idx;
282
283	cluster_t * cluster = LOCAL_CLUSTER;
284
285	// create core extension for all cores in cluster
286	for( lid = 0 ; lid < cluster->cores_nr ; lid++ )
287	{
288	// allocate memory for core extension
289	req.type = KMEM_GENERIC;
290	req.size = sizeof(soclib_pic_core_t);
291	req.flags = AF_KERNEL;
292	core_ext_ptr = kmem_alloc( &req );
293
294	assert( (core_ext_ptr != NULL) ,
295	"cannot allocate memory for core extension\n");
296
297	// reset the HWI / WTI interrupt vectors
298	for( idx = 0 ; idx < SOCLIB_MAX_HWI ; idx++ ) core_ext_ptr->hwi_vector[idx] = NULL;
299	for( idx = 0 ; idx < SOCLIB_MAX_WTI ; idx++ ) core_ext_ptr->wti_vector[idx] = NULL;
300
301	// register PIC extension in core descriptor
302	cluster->core_tbl[lid].pic_extend = core_ext_ptr;
303	}
304
305	// allocate memory for cluster extension
306	req.type = KMEM_GENERIC;
307	req.size = sizeof(soclib_pic_cluster_t);
308	req.flags = AF_KERNEL;
309	cluster_ext_ptr = kmem_alloc( &req );
310
311	assert( (cluster_ext_ptr != NULL) ,
312	"cannot allocate memory for cluster extension\n");
313
314	// get XCU characteristics from the XCU config register
315	uint32_t config = xcu_base[XCU_CONFIG<<5];
316	uint32_t wti_nr = (config >> 16) & 0xFF;
317	uint32_t hwi_nr = (config >> 8 ) & 0xFF;
318	uint32_t pti_nr = (config ) & 0xFF;
319
320	// initialize the cluster extension
321	// The first WTI slots are for IPIs (one slot per core)
322	cluster_ext_ptr->xcu_base = xcu_base;
323	cluster_ext_ptr->hwi_nr = hwi_nr;
324	cluster_ext_ptr->wti_nr = wti_nr;
325	cluster_ext_ptr->pti_nr = pti_nr;
326	cluster_ext_ptr->first_free_wti = cluster->cores_nr;
327
328	// register PIC extension in cluster manager
329	cluster->pic_extend = cluster_ext_ptr;
330
331	// reset the XCU component registers
332	// mask all HWIs, all WTIs, and all PTIs, for all cores in local cluster
333	for( lid = 0 ; lid < cluster->cores_nr ; lid++ )
334	{
335	xcu_base[XCU_MSK_HWI_DISABLE << 5 \| lid] = 0xFFFFFFFF;
336	xcu_base[XCU_MSK_WTI_DISABLE << 5 \| lid] = 0xFFFFFFFF;
337	xcu_base[XCU_MSK_PTI_DISABLE << 5 \| lid] = 0xFFFFFFFF;
338	}
339
340	} // end soclib_pic_extend_init()
341
342	////////////////////////////////////////
343	void soclib_pic_bind_irq( lid_t lid,
344	chdev_t * src_chdev )
345	{
346
347	#if DEBUG_HAL_IRQS
348	uint32_t cycle = (uint32_t)hal_get_cycles();
349	if( DEBUG_HAL_IRQS < cycle )
350	printk("\n[DBG] %s : thread %x enter for core[%x,%d] / cycle %d\n",
351	__FUNCTION__ , CURRENT_THREAD , local_cxy , lid , cycle );
352	#endif
353
354	// get extended & local pointers on PIC chdev descriptor
355	xptr_t pic_xp = chdev_dir.pic;
356	cxy_t pic_cxy = GET_CXY( pic_xp );
357	chdev_t * pic_ptr = (chdev_t *)GET_PTR( pic_xp );
358
359	// get extended and local pointers on IOPIC segment base
360	xptr_t seg_pic_xp = hal_remote_lwd( XPTR( pic_cxy , &pic_ptr->base ) );
361	cxy_t seg_pic_cxy = GET_CXY( seg_pic_xp );
362	uint32_t * seg_pic_ptr = (uint32_t *)GET_PTR( seg_pic_xp );
363
364	// get local pointer on XCU segment base
365	uint32_t * seg_xcu_ptr = soclib_pic_xcu_base();
366
367	// get the source chdev functionnal type, channel, and direction
368	uint32_t func = src_chdev->func;
369	uint32_t impl = src_chdev->impl;
370	uint32_t channel = src_chdev->channel;
371	bool_t is_rx = src_chdev->is_rx;
372
373	if( (func == DEV_FUNC_IOC) \|\| (func == DEV_FUNC_NIC) \|\|
374	(func == DEV_FUNC_TXT && impl == IMPL_TXT_TTY) \|\| (func == DEV_FUNC_IOB) ) // external IRQ => WTI
375	{
376	// get external IRQ index
377	uint32_t hwi_id;
378	if ( func == DEV_FUNC_IOC ) hwi_id = iopic_input.ioc[channel];
379	else if( func == DEV_FUNC_TXT && is_rx ) hwi_id = iopic_input.txt_rx[channel];
380	else if( func == DEV_FUNC_TXT && !is_rx ) hwi_id = iopic_input.txt_tx[channel];
381	else if( (func == DEV_FUNC_NIC) && is_rx ) hwi_id = iopic_input.nic_rx[channel];
382	else if( (func == DEV_FUNC_NIC) && !is_rx ) hwi_id = iopic_input.nic_tx[channel];
383	else if( func == DEV_FUNC_IOB ) hwi_id = iopic_input.iob;
384	else assert( false , "illegal device functionnal type\n");
385
386	// get a WTI mailbox from local XCU descriptor
387	uint32_t wti_id = soclib_pic_wti_alloc();
388
389	// register IRQ type and index in chdev
390	src_chdev->irq_type = SOCLIB_TYPE_WTI;
391	src_chdev->irq_id = wti_id;
392
393	// compute extended pointer on WTI mailbox in local XCU
394	xptr_t wti_xp = XPTR( local_cxy , &seg_xcu_ptr[(XCU_WTI_REG << 5) \| wti_id] );
395
396	// set the IOPIC_ADDRESS and IOPIC_EXTEND registers in IOPIC
397	uint32_t lsb_wdata = (uint32_t)wti_xp;
398	uint32_t msb_wdata = (uint32_t)(wti_xp >> 32);
399	xptr_t lsb_xp = XPTR( seg_pic_cxy , seg_pic_ptr+hwi_id*IOPIC_SPAN+IOPIC_ADDRESS );
400	xptr_t msb_xp = XPTR( seg_pic_cxy , seg_pic_ptr+hwi_id*IOPIC_SPAN+IOPIC_EXTEND );
401	hal_remote_sw( lsb_xp , lsb_wdata );
402	hal_remote_sw( msb_xp , msb_wdata );
403
404	// enable IRQ in IOPIC
405	hal_remote_sw( XPTR( seg_pic_cxy , seg_pic_ptr+hwi_id*IOPIC_SPAN+IOPIC_MASK ), 1 );
406
407	// update the WTI interrupt vector for core[lid]
408	core_t * core = &LOCAL_CLUSTER->core_tbl[lid];
409	((soclib_pic_core_t *)core->pic_extend)->wti_vector[wti_id] = src_chdev;
410
411	#if DEBUG_HAL_IRQS
412	if( DEBUG_HAL_IRQS < cycle )
413	printk("\n[DBG] %s : %s / channel = %d / rx = %d / hwi_id = %d / wti_id = %d / cluster = %x\n",
414	__FUNCTION__ , chdev_func_str( func ) , channel , is_rx , hwi_id , wti_id , local_cxy );
415	#endif
416
417	}
418	else if( (func == DEV_FUNC_DMA) \|\| (func == DEV_FUNC_MMC) \|\|
419	(func == DEV_FUNC_TXT && impl == IMPL_TXT_MTY) ) // internal IRQ => HWI
420	{
421	// get internal IRQ index
422	uint32_t hwi_id;
423	if( func == DEV_FUNC_DMA ) hwi_id = lapic_input.dma[channel];
424	else if (func == DEV_FUNC_TXT ) hwi_id = lapic_input.mtty;
425	else hwi_id = lapic_input.mmc;
426
427	// register IRQ type and index in chdev
428	src_chdev->irq_type = SOCLIB_TYPE_HWI;
429	src_chdev->irq_id = hwi_id;
430
431	// update the HWI interrupt vector for core[lid]
432	core_t * core = &LOCAL_CLUSTER->core_tbl[lid];
433	((soclib_pic_core_t *)core->pic_extend)->hwi_vector[hwi_id] = src_chdev;
434
435	#if DEBUG_HAL_IRQS
436	if( DEBUG_HAL_IRQS < cycle )
437	printk("\n[DBG] %s : %s / channel = %d / hwi_id = %d / cluster = %x\n",
438	__FUNCTION__ , chdev_func_str( func ) , channel , hwi_id , local_cxy );
439	#endif
440
441	}
442	else
443	{
444	assert( false , "illegal device functionnal type\n" );
445	}
446	} // end soclib_pic_bind_irq();
447
448	///////////////////////////////////////
449	void soclib_pic_enable_irq( lid_t lid,
450	xptr_t src_chdev_xp )
451	{
452	// get cluster and local pointer on remote src_chdev
453	cxy_t src_chdev_cxy = GET_CXY( src_chdev_xp );
454	chdev_t * src_chdev_ptr = (chdev_t *)GET_PTR( src_chdev_xp );
455
456	// get local pointer on remote XCU segment base
457	uint32_t * seg_xcu_ptr = soclib_pic_remote_xcu_base( src_chdev_cxy );
458
459	// get the source chdev IRQ type and index
460	uint32_t irq_type = hal_remote_lw( XPTR( src_chdev_cxy , &src_chdev_ptr->irq_type ) );
461	uint32_t irq_id = hal_remote_lw( XPTR( src_chdev_cxy , &src_chdev_ptr->irq_id ) );
462
463	if( irq_type == SOCLIB_TYPE_HWI )
464	{
465	// enable this HWI in remote XCU controller
466	// in TSAR : XCU output [4*lid] is connected to core [lid]
467	hal_remote_sw( XPTR( src_chdev_cxy ,
468	&seg_xcu_ptr[ (XCU_MSK_HWI_ENABLE << 5) \| (lid<<2) ] ) , (1 << irq_id) );
469	}
470	else if( irq_type == SOCLIB_TYPE_WTI )
471	{
472	// enable this WTI in remote XCU controller
473	// in TSAR : XCU output [4*lid] is connected to core [lid]
474	hal_remote_sw( XPTR( src_chdev_cxy ,
475	&seg_xcu_ptr[ (XCU_MSK_WTI_ENABLE << 5) \| (lid<<2) ] ) , (1 << irq_id) );
476	}
477	else
478	{
479	assert( false , "illegal IRQ type\n" );
480	}
481	} // end soclib_pic_enable_irq()
482
483	////////////////////////////////////////
484	void soclib_pic_disable_irq( lid_t lid,
485	xptr_t src_chdev_xp )
486	{
487	// get cluster and local pointer on remote src_chdev
488	cxy_t src_chdev_cxy = GET_CXY( src_chdev_xp );
489	chdev_t * src_chdev_ptr = (chdev_t *)GET_PTR( src_chdev_xp );
490
491	// get local pointer on remote XCU segment base
492	uint32_t * seg_xcu_ptr = soclib_pic_remote_xcu_base( src_chdev_cxy );
493
494	// get the source chdev IRQ type and index
495	uint32_t irq_type = hal_remote_lw( XPTR( src_chdev_cxy , &src_chdev_ptr->irq_type ) );
496	uint32_t irq_id = hal_remote_lw( XPTR( src_chdev_cxy , &src_chdev_ptr->irq_id ) );
497
498	if( irq_type == SOCLIB_TYPE_HWI )
499	{
500	// enable this HWI in remote XCU controller
501	// in TSAR : XCU output [4*lid] is connected to core [lid]
502	hal_remote_sw( XPTR( src_chdev_cxy ,
503	&seg_xcu_ptr[(XCU_MSK_HWI_DISABLE << 5) \| (lid<<2) ] ) , (1 << irq_id) );
504	}
505	else if( irq_type == SOCLIB_TYPE_WTI )
506	{
507	// enable this WTI in remote XCU controller
508	// in TSAR : XCU output [4*lid] is connected to core [lid]
509	hal_remote_sw( XPTR( src_chdev_cxy ,
510	&seg_xcu_ptr[(XCU_MSK_WTI_DISABLE << 5) \| (lid<<2) ] ) , (1 << irq_id) );
511	}
512	else
513	{
514	assert( false , "illegal IRQ type\n" );
515	}
516	} // end soclib_pic_enable_irq()
517
518	///////////////////////////////////////////////
519	void soclib_pic_enable_timer( uint32_t period )
520	{
521	// calling core local index
522	lid_t lid = CURRENT_THREAD->core->lid;
523
524	// get XCU segment base
525	uint32_t * base = soclib_pic_xcu_base();
526
527	// set period value in XCU (in cycles)
528	uint32_t cycles = period * SOCLIB_CYCLES_PER_MS;
529	base[(XCU_PTI_PER << 5) \| lid] = cycles;
530
531	// enable PTI in local XCU controller
532	// In TSAR : XCU output [4*lid] is connected to core [lid]
533	base[ (XCU_MSK_PTI_ENABLE << 5) \| (lid<<2) ] = 1 << lid;
534	}
535
536	////////////////////////////
537	void soclib_pic_enable_ipi( void )
538	{
539	// calling core local index
540	lid_t lid = CURRENT_THREAD->core->lid;
541
542	// get XCU segment base
543	uint32_t * base = soclib_pic_xcu_base();
544
545	// enable WTI in local XCU controller
546	// In TSAR : XCU output [4*lid] is connected to core [lid]
547	base[ (XCU_MSK_WTI_ENABLE << 5) \| (lid<<2) ] = 1 << lid;
548	}
549
550	///////////////////////////////////////
551	void soclib_pic_send_ipi( cxy_t cxy,
552	lid_t lid )
553	{
554	// get pointer on local XCU segment base
555	uint32_t * base = soclib_pic_xcu_base();
556
557	// write to WTI mailbox[cxy][lid]
558	hal_remote_sw( XPTR( cxy , &base[(XCU_WTI_REG << 5) \| lid ] ) , 0 );
559	}
560
561	/////////////////////////
562	void soclib_pic_ack_ipi( void )
563	{
564	// get calling core local index
565	lid_t lid = CURRENT_THREAD->core->lid;
566
567	// get pointer on local XCU segment base
568	uint32_t * base = soclib_pic_xcu_base();
569
570	// acknowlege IPI
571	uint32_t ack = base[ (XCU_WTI_REG << 5) \| lid ];
572
573	// we must make a fake use for ack value to avoid a warning
574	if( (ack + 1) == 0 ) asm volatile( "nop" );
575	}
576
577

Note: See TracBrowser for help on using the repository browser.

Download in other formats: