- Timestamp:
- Apr 26, 2017, 2:20:47 PM (8 years ago)
- Location:
- trunk/hal
- Files:
-
- 10 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/hal/i386/__do_interrupt.c
r1 r8 23 23 #include <types.h> 24 24 #include <kdmsg.h> 25 #include < device.h>25 #include <chdev.h> 26 26 #include <interrupt.h> 27 27 #include <thread.h> -
trunk/hal/i386/boot.c
r1 r8 23 23 #include <kdmsg.h> 24 24 #include <hardware.h> 25 #include < device.h>25 #include <chdev.h> 26 26 #include <cpu.h> 27 27 #include <cpu-internal.h> -
trunk/hal/i386/hal_types.h
r1 r8 185 185 #define XPTR_NULL 0 186 186 187 #define PTR_MASK ((1ULL)<<47)187 #define PTR_MASK 0x0000FFFFFFFFFFFFULL 188 188 189 189 #define GET_CXY(xp) ((cxy_t)((xp) >> 48)) … … 193 193 #define XPTR(cxy,ptr) (((uint64_t)(cxy) << 48) | (((uint64_t)(ptr)) & PTR_MASK)) 194 194 195 #define LPA_MASK ((1ULL)<<47)195 #define LPA_MASK 0X0000FFFFFFFFFFFFULL 196 196 197 197 #define CXY_FROM_PADDR(paddr) ((cxy_t)((paddr) >> 48)) -
trunk/hal/tsar_mips32/hal_arch.c
r1 r8 28 28 #include <system.h> 29 29 #include <kmem.h> 30 #include < device.h>30 #include <chdev.h> 31 31 #include <cluster.h> 32 32 #include <soclib_xicu.h> -
trunk/hal/tsar_mips32/hal_atomic.c
r1 r8 37 37 "nop \n" 38 38 "sync \n" 39 ".set reorder \n"39 ".set reorder \n" 40 40 : : "r" (ptr), "r" (val) : "$3" , "memory" ); 41 41 } … … 54 54 "nop \n" 55 55 "sync \n" 56 ".set reorder \n"56 ".set reorder \n" 57 57 : : "r" (ptr), "r" (val) : "$3" , "memory" ); 58 58 } … … 73 73 "nop \n" 74 74 "sync \n" 75 ".set reorder \n"75 ".set reorder \n" 76 76 :"=&r"(current) : "r" (ptr), "r" (val) : "$3" , "memory" ); 77 77 -
trunk/hal/tsar_mips32/hal_context.c
r1 r8 27 27 #include <string.h> 28 28 #include <process.h> 29 #include <printk.h> 29 30 #include <vmm.h> 30 31 #include <core.h> … … 38 39 kmem_req_t req; 39 40 41 context_dmsg("\n[INFO] %s : enters for thread %x in process %x\n", 42 __FUNCTION__ , thread->trdid , thread->process->pid ); 43 40 44 // allocate memory for cpu_context 41 req.type = KMEM_ GENERIC;45 req.type = KMEM_CPU_CTX; 42 46 req.size = sizeof(hal_cpu_context_t); 43 47 req.flags = AF_KERNEL | AF_ZERO; … … 78 82 context->c2_mode = c2_mode; 79 83 84 context_dmsg("\n[INFO] %s : exit for thread %x in process %x\n", 85 __FUNCTION__ , thread->trdid , thread->process->pid ); 86 80 87 return 0; 81 88 } // end hal_cpu_context_create() … … 88 95 89 96 // allocate memory for dst cpu_context 90 req.type = KMEM_ GENERIC;97 req.type = KMEM_CPU_CTX; 91 98 req.size = sizeof(hal_cpu_context_t); 92 99 req.flags = AF_KERNEL | AF_ZERO; … … 112 119 kmem_req_t req; 113 120 114 req.type = KMEM_ GENERIC;121 req.type = KMEM_CPU_CTX; 115 122 req.ptr = thread->cpu_context; 116 123 kmem_free( &req ); … … 124 131 125 132 // allocate memory for uzone 126 req.type = KMEM_ GENERIC;133 req.type = KMEM_FPU_CTX; 127 134 req.size = sizeof(hal_fpu_context_t); 128 135 req.flags = AF_KERNEL | AF_ZERO; … … 144 151 145 152 // allocate memory for dst fpu_context 146 req.type = KMEM_ GENERIC;153 req.type = KMEM_FPU_CTX; 147 154 req.size = sizeof(hal_fpu_context_t); 148 155 req.flags = AF_KERNEL | AF_ZERO; … … 168 175 kmem_req_t req; 169 176 170 req.type = KMEM_ GENERIC;177 req.type = KMEM_FPU_CTX; 171 178 req.ptr = thread->fpu_context; 172 179 kmem_free( &req ); -
trunk/hal/tsar_mips32/hal_gpt.h
r1 r8 77 77 78 78 /**************************************************************************************** 79 * This function allocates physical memory for PT1 and initialize page table descriptor. 79 * This function allocates physical memory for first level page table (PT1), 80 * and initialize the page table descriptor. 80 81 **************************************************************************************** 81 82 * @ gpt : pointer on generic page table descriptor. -
trunk/hal/tsar_mips32/hal_remote.c
r1 r8 32 32 uint32_t cxy = (uint32_t)GET_CXY( xp ); 33 33 34 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 35 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 36 "sb %0, 0(%1) \n" /* *paddr <= value */ 37 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 38 "sync \n" 39 : 40 : "r" (data), "r" (ptr), "r" (cxy) 41 : "$15" ); 34 asm volatile( 35 ".set noreorder \n" 36 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 37 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 38 "sb %0, 0(%1) \n" /* *paddr <= value */ 39 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 40 "sync \n" 41 ".set reorder \n" 42 : : "r" (data), "r" (ptr), "r" (cxy) : "$15" ); 42 43 } 43 44 … … 50 51 51 52 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 52 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */53 "sw %0, 0(%1) \n" /* *paddr <= value */54 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */55 "sync \n"56 :57 : "r" (data), "r" (ptr), "r" (cxy)58 53 ".set noreorder \n" 54 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 55 "sw %0, 0(%1) \n" /* *paddr <= value */ 56 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 57 "sync \n" 58 ".set reorder \n" 59 : : "r" (data), "r" (ptr), "r" (cxy) : "$15" ); 59 60 } 60 61 … … 69 70 uint32_t data_msb = (uint32_t)(data>>32); 70 71 71 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 72 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 73 "sw %0, 0(%2) \n" /* *paddr <= lsb */ 74 "sw %1, 4(%2) \n" /* *(paddr+4) <= msb */ 75 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 76 "sync \n" 77 : 78 : "r" (data_lsb), "r" (data_msb), "r" (ptr), "r" (cxy) 79 : "$15" ); 72 asm volatile( 73 ".set noreorder \n" 74 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 75 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 76 "sw %0, 0(%2) \n" /* *paddr <= lsb */ 77 "sw %1, 4(%2) \n" /* *(paddr+4) <= msb */ 78 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 79 "sync \n" 80 ".set reorder \n" 81 : : "r" (data_lsb), "r" (data_msb), "r" (ptr), "r" (cxy) : "$15" ); 80 82 } 81 83 … … 94 96 uint32_t cxy = (uint32_t)GET_CXY( xp ); 95 97 96 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 97 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 98 "lb %0, 0(%1) \n" /* data <= *paddr */ 99 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 100 : "=r" (data) 101 : "r" (ptr), "r" (cxy) 102 : "$15" ); 98 asm volatile( 99 ".set noreorder \n" 100 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 101 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 102 "lb %0, 0(%1) \n" /* data <= *paddr */ 103 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 104 ".set reorder \n" 105 : "=r" (data) : "r" (ptr), "r" (cxy) : "$15" ); 103 106 104 107 return ( data ); … … 112 115 uint32_t cxy = (uint32_t)GET_CXY( xp ); 113 116 114 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 115 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 116 "lw %0, 0(%1) \n" /* data <= *paddr */ 117 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 118 : "=r" (data) 119 : "r" (ptr), "r" (cxy) 120 : "$15" ); 117 asm volatile( 118 ".set noreorder \n" 119 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 120 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 121 "lw %0, 0(%1) \n" /* data <= *paddr */ 122 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 123 ".set reorder \n" 124 : "=r" (data) : "r" (ptr), "r" (cxy) : "$15" ); 121 125 122 126 return ( data ); … … 131 135 uint32_t cxy = (uint32_t)GET_CXY( xp ); 132 136 133 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 134 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 135 "lw %0, 0(%2) \n" /* data_lsb <= *paddr */ 136 "lw %1, 4(%2) \n" /* data_msb <= *paddr+4 */ 137 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 138 : "=r" (data_lsb), "=r"(data_msb) 139 : "r" (ptr), "r" (cxy) 140 : "$15" ); 137 asm volatile( 138 ".set noreorder \n" 139 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 140 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 141 "lw %0, 0(%2) \n" /* data_lsb <= *paddr */ 142 "lw %1, 4(%2) \n" /* data_msb <= *paddr+4 */ 143 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 144 ".set reorder \n" 145 : "=r" (data_lsb), "=r"(data_msb) : "r" (ptr), "r" (cxy) : "$15" ); 141 146 142 147 return ( (((uint64_t)data_msb)<<32) + (((uint64_t)data_lsb)) ); … … 157 162 uint32_t cxy = (uint32_t)GET_CXY( xp ); 158 163 159 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 160 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 161 "ll %0, 0(%1) \n" /* data <= *paddr */ 162 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 163 : "=r" (data) 164 : "r" (ptr), "r" (cxy) 165 : "$15" ); 164 asm volatile( 165 ".set noreorder \n" 166 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 167 "mtc2 %2, $24 \n" /* PADDR_EXT <= cxy */ 168 "ll %0, 0(%1) \n" /* data <= *paddr */ 169 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 170 ".set reorder \n" 171 : "=r" (data) : "r" (ptr), "r" (cxy) : "$15" ); 166 172 167 173 return ( data ); … … 177 183 uint32_t cxy = (uint32_t)GET_CXY( xp ); 178 184 179 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 180 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 181 "or $8, $0, %3 \n" /* $8 <= new */ 182 "ll $3, 0(%1) \n" /* $3 <= *paddr */ 183 "bne $3, %2, 1f \n" /* if (new != old) */ 184 "li $7, 0 \n" /* $7 <= 0 */ 185 "sc $8, (%1) \n" /* *paddr <= new */ 186 "or $7, $8, $0 \n" /* $7 <= new */ 187 "sync \n" 188 "1: \n" 189 "or %0, $7, $0 \n" /* isAtomic <= $7 */ 190 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 191 : "=&r" (isAtomic) 192 : "r" (ptr), "r" (old) , "r" (new), "r" (cxy) 193 : "$3", "$7", "$8", "$15" ); 185 asm volatile( 186 ".set noreorder \n" 187 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 188 "mtc2 %4, $24 \n" /* PADDR_EXT <= cxy */ 189 "or $8, $0, %3 \n" /* $8 <= new */ 190 "ll $3, 0(%1) \n" /* $3 <= *paddr */ 191 "bne $3, %2, 1f \n" /* if ($3 != old) */ 192 "li $7, 0 \n" /* $7 <= 0 */ 193 "sc $8, (%1) \n" /* *paddr <= new */ 194 "or $7, $8, $0 \n" /* $7 <= atomic */ 195 "sync \n" 196 "1: \n" 197 "or %0, $7, $0 \n" /* isAtomic <= $7 */ 198 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 199 ".set reorder \n" 200 : "=&r" (isAtomic) : "r" (ptr), "r" (old) , "r" (new), "r" (cxy) 201 : "$3", "$7", "$8", "$15" ); 194 202 195 203 return isAtomic; … … 204 212 uint32_t cxy = (uint32_t)GET_CXY( xp ); 205 213 206 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 207 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 208 "1: \n" 209 "ll %0, (%1) \n" /* current <= *paddr */ 210 "addu $3, %0, %2 \n" /* $3 <= current + incr */ 211 "sc $3, (%1) \n" /* *paddr <= $3 */ 212 "beq $3, $0, 1b \n" /* retry if failure */ 213 "nop \n" 214 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 215 : "=&r" (current) 216 : "r" (ptr), "r" (incr), "r" (cxy) 217 : "$3", "$15" ); 214 asm volatile( 215 ".set noreorder \n" 216 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 217 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 218 "1: \n" 219 "ll %0, (%1) \n" /* current <= *paddr */ 220 "addu $3, %0, %2 \n" /* $3 <= current + incr */ 221 "sc $3, (%1) \n" /* *paddr <= $3 */ 222 "beq $3, $0, 1b \n" /* retry if failure */ 223 "nop \n" 224 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 225 ".set reorder \n" 226 : "=&r" (current) : "r" (ptr), "r" (incr), "r" (cxy) : "$3", "$15" ); 218 227 219 228 return current; … … 228 237 uint32_t cxy = (uint32_t)GET_CXY( xp ); 229 238 230 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 231 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 232 "1: \n" 233 "ll %0, (%1) \n" /* current <= *paddr */ 234 "and $3, %0, %2 \n" /* $3 <= current & mask */ 235 "sc $3, (%1) \n" /* *paddr <= $3 */ 236 "beq $3, $0, 1b \n" /* retry if failure */ 237 "nop \n" 238 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 239 : "=&r" (current) 240 : "r" (ptr), "r" (mask), "r" (cxy) 241 : "$3", "$15" ); 239 asm volatile( 240 ".set noreorder \n" 241 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 242 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 243 "1: \n" 244 "ll %0, (%1) \n" /* current <= *paddr */ 245 "and $3, %0, %2 \n" /* $3 <= current & mask */ 246 "sc $3, (%1) \n" /* *paddr <= $3 */ 247 "beq $3, $0, 1b \n" /* retry if failure */ 248 "nop \n" 249 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 250 ".set reorder \n" 251 : "=&r" (current) : "r" (ptr), "r" (mask), "r" (cxy) : "$3", "$15" ); 242 252 243 253 return current; … … 252 262 uint32_t cxy = (uint32_t)GET_CXY( xp ); 253 263 254 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 255 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 256 "1: \n" 257 "ll %0, (%1) \n" /* current <= *paddr */ 258 "or $3, %0, %2 \n" /* $3 <= current | mask */ 259 "sc $3, (%1) \n" /* *paddr <= $3 */ 260 "beq $3, $0, 1b \n" /* retry if failure */ 261 "nop \n" 262 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 263 : "=&r" (current) 264 : "r" (ptr), "r" (mask), "r" (cxy) 265 : "$3", "$15" ); 264 asm volatile( 265 ".set noreorder \n" 266 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 267 "mtc2 %3, $24 \n" /* PADDR_EXT <= cxy */ 268 "1: \n" 269 "ll %0, (%1) \n" /* current <= *paddr */ 270 "or $3, %0, %2 \n" /* $3 <= current | mask */ 271 "sc $3, (%1) \n" /* *paddr <= $3 */ 272 "beq $3, $0, 1b \n" /* retry if failure */ 273 "nop \n" 274 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 275 ".set reorder \n" 276 : "=&r" (current) : "r" (ptr), "r" (mask), "r" (cxy) : "$3", "$15" ); 266 277 267 278 return current; … … 278 289 uint32_t cxy = (uint32_t)GET_CXY( xp ); 279 290 280 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 281 "mtc2 %4, $24 \n" /* PADDR_EXT <= cxy */ 282 "ll %0, (%2) \n" /* current <= *paddr */ 283 "addu $3, %0, %3 \n" /* $3 <= current + incr */ 284 "sc $3, (%2) \n" /* *paddr <= $3 */ 285 "beq $3, $0, 1f \n" /* exit if failure */ 286 "ori %1, $0, 1 \n" /* fail: ret <= 1 */ 287 "and %1, $0, $0 \n" /* success: ret <= 0 */ 288 "1: \n" 289 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 290 : "=&r" (current), "=&r" (error) 291 : "r" (ptr), "r" (incr), "r" (cxy) 292 : "$3", "$15" ); 291 asm volatile( 292 ".set noreorder \n" 293 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 294 "mtc2 %4, $24 \n" /* PADDR_EXT <= cxy */ 295 "ll %0, (%2) \n" /* current <= *paddr */ 296 "addu $3, %0, %3 \n" /* $3 <= current + incr */ 297 "sc $3, (%2) \n" /* *paddr <= $3 */ 298 "beq $3, $0, 1f \n" /* exit if failure */ 299 "ori %1, $0, 1 \n" /* fail: ret <= 1 */ 300 "and %1, $0, $0 \n" /* success: ret <= 0 */ 301 "1: \n" 302 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 303 ".set reorder \n" 304 : "=&r" (current), "=&r" (error) : "r" (ptr), "r" (incr), "r" (cxy) : "$3", "$15" ); 293 305 294 306 *old = current; … … 314 326 for( i = 0 ; i < wsize ; i++ ) // transfer one word per iteration 315 327 { 316 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 317 "mtc2 %0, $24 \n" /* PADDR_EXT <= scxy */ 318 "lw $3, 0(%1) \n" /* $3 <= *src */ 319 "mtc2 %2, $24 \n" /* PADDR_EXT <= dcxy */ 320 "sw $3, 0(%3) \n" /* *dst <= $3 */ 321 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 322 : 323 : "r"(scxy), "r" (sptr+(i<<2)), "r"(dcxy), "r" (dptr+(i<<2)) 324 : "$3", "$15" ); 328 asm volatile( 329 ".set noreorder \n" 330 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 331 "mtc2 %0, $24 \n" /* PADDR_EXT <= scxy */ 332 "lw $3, 0(%1) \n" /* $3 <= *src */ 333 "mtc2 %2, $24 \n" /* PADDR_EXT <= dcxy */ 334 "sw $3, 0(%3) \n" /* *dst <= $3 */ 335 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 336 ".set reorder \n" 337 : : "r"(scxy), "r" (sptr+(i<<2)), "r"(dcxy), "r" (dptr+(i<<2)) : "$3", "$15" ); 325 338 } 326 339 327 340 for( i = wsize << 2 ; i < size ; i++ ) // transfer one byte per iteration 328 341 { 329 asm volatile( "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 330 "mtc2 %0, $24 \n" /* PADDR_EXT <= scxy */ 331 "lb $3, 0(%1) \n" /* $3 <= *src */ 332 "mtc2 %2, $24 \n" /* PADDR_EXT <= dcxy */ 333 "sb $3, 0(%3) \n" /* *dst <= $3 */ 334 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 335 : 336 : "r"(scxy), "r" (sptr+i), "r"(dcxy), "r" (dptr+i) 337 : "$3", "$15" ); 342 asm volatile( 343 ".set noreorder \n" 344 "mfc2 $15, $24 \n" /* $15 <= PADDR_EXT */ 345 "mtc2 %0, $24 \n" /* PADDR_EXT <= scxy */ 346 "lb $3, 0(%1) \n" /* $3 <= *src */ 347 "mtc2 %2, $24 \n" /* PADDR_EXT <= dcxy */ 348 "sb $3, 0(%3) \n" /* *dst <= $3 */ 349 "mtc2 $15, $24 \n" /* PADDR_EXT <= $15 */ 350 ".set reorder \n" 351 : : "r"(scxy), "r" (sptr+i), "r"(dcxy), "r" (dptr+i) : "$3", "$15" ); 338 352 } 339 353 } -
trunk/hal/tsar_mips32/hal_remote.h
r1 r8 113 113 114 114 /***************************************************************************************** 115 * This function makes an atomic Compare-And-Swap in a remote cluster.115 * This non blocking function makes an atomic Compare-And-Swap in a remote cluster. 116 116 ***************************************************************************************** 117 117 * @ xp : extended pointer to remote data -
trunk/hal/tsar_mips32/hal_types.h
r1 r8 38 38 typedef unsigned char uint8_t; 39 39 40 typedef signed intint16_t;41 typedef unsigned intuint16_t;40 typedef signed short int16_t; 41 typedef unsigned short uint16_t; 42 42 43 43 typedef signed long int int32_t; … … 121 121 **************************************************************************/ 122 122 123 typedef uint 32_t lid_t;// local index in cluster124 typedef uint32_t gid_t; // global (hardware) identifier123 typedef uint16_t lid_t; // local index in cluster 124 typedef uint32_t gid_t; // global (hardware) identifier 125 125 126 126 /*************************************************************************** … … 184 184 #define XPTR_NULL 0 185 185 186 #define PTR_MASK ((1ULL)<<31)186 #define PTR_MASK 0x00000000FFFFFFFFULL 187 187 188 188 #define GET_CXY(xp) ((cxy_t)((xp) >> 32)) … … 192 192 #define XPTR(cxy,ptr) (((uint64_t)(cxy) << 32) | (((uint32_t)(ptr)) & PTR_MASK)) 193 193 194 #define LPA_MASK ((1ULL)<<31)194 #define LPA_MASK 0x00000000FFFFFFFFULL 195 195 196 196 #define CXY_FROM_PADDR(paddr) ((cxy_t)((paddr) >> 32))
Note: See TracChangeset
for help on using the changeset viewer.