1 | %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% |
---|
2 | %%%%% LIP6 |
---|
3 | % HPC |
---|
4 | @InProceedings{hpc06a, |
---|
5 | author = {{M.B. Gokhale and al.}}, |
---|
6 | title = {{Promises and Pitfalls of Reconfigurable}}, |
---|
7 | booktitle = {Systems and Algorithms, CSREA Press}, |
---|
8 | pages = {11-20}, |
---|
9 | year = {2006}, |
---|
10 | } |
---|
11 | @MISC{hpc06b, |
---|
12 | author = {{D. Buell}}, |
---|
13 | title = {{Programming Reconfigurable Computers}}, |
---|
14 | booktitle = {Summer Institute}, |
---|
15 | howpublished = {http://gladiator.ncsa.uiuc.edu/PDFs/rssi06/presentations/00\_Duncan\_Buell.pdf}, |
---|
16 | year = {2006}, |
---|
17 | } |
---|
18 | @InProceedings{hpc07a, |
---|
19 | author = {{T. Van Court and al.}}, |
---|
20 | title = {{ Achieving High Performance with FPGA-Based Computing}}, |
---|
21 | booktitle = {Computer, vol. 40, no. 3}, |
---|
22 | pages = {50-57}, |
---|
23 | month = {mars}, |
---|
24 | year = {2007}, |
---|
25 | } |
---|
26 | |
---|
27 | % System design |
---|
28 | @misc{soclib, |
---|
29 | title = {Soclib}, |
---|
30 | howpublished = {http://www.soclib.fr/}, |
---|
31 | year = {2009}, |
---|
32 | } |
---|
33 | |
---|
34 | @misc{system-generateur-for-dsp, |
---|
35 | title = {{System Generator for DSP}}, |
---|
36 | howpublished = {http://www.xilinx.com/tools/sysgen.htm}, |
---|
37 | year = {2009}, |
---|
38 | } |
---|
39 | |
---|
40 | @misc{spoc-builder, |
---|
41 | title = {{sopc builder support}}, |
---|
42 | howpublished = {http://www.altera.com/support/software/system/sopc/sof-sopc\_builder.html}, |
---|
43 | year = {2009}, |
---|
44 | } |
---|
45 | |
---|
46 | @InProceedings{disydent05, |
---|
47 | author = {{Ivan Aug\'{e}, Fr\'{e}d\'{e}ric P\'{e}trot, François Donnet and Pascal Gomez}}, |
---|
48 | title = {{Platform-based design from parallel C specifications}}, |
---|
49 | booktitle = {IEEE Transaction on CAD of Integrated Circuits and Systems}, |
---|
50 | pages = {1811--1826}, |
---|
51 | month = {December}, |
---|
52 | year = {2005}, |
---|
53 | } |
---|
54 | |
---|
55 | % HLS |
---|
56 | % http://mesl.ucsd.edu/spark/index.shtml |
---|
57 | @BOOK{spark04, |
---|
58 | author = {S. Gupta and al.}, |
---|
59 | title = {SPARK: A Parallelizing Approach to the High-Level Synthesis of Digital Circuits}, |
---|
60 | publisher = {Springer}, |
---|
61 | year = {2004}, |
---|
62 | } |
---|
63 | |
---|
64 | @INBOOK{gaut08, |
---|
65 | author = {P. Coussy and al.}, |
---|
66 | title = {GAUT: A High-Level Synthesis Tool for DSP applications}, |
---|
67 | booktitle = {High-Level Synthesis: From Algorithm to Digital Circuits}, |
---|
68 | publisher = {Springer}, |
---|
69 | year = {2008}, |
---|
70 | } |
---|
71 | |
---|
72 | @INBOOK{ugh08, |
---|
73 | author = {Ivan Aug\'{e} and Fr\'{e}d\'{e}ric P\'{e}trot}, |
---|
74 | title = {User Guided High Level Synthesis}, |
---|
75 | booktitle = {High-Level Synthesis: From Algorithm to Digital Circuits}, |
---|
76 | publisher = {Springer}, |
---|
77 | chapter = {10}, |
---|
78 | year = {2008}, |
---|
79 | } |
---|
80 | |
---|
81 | @misc{pico, |
---|
82 | title = {{PICO}}, |
---|
83 | howpublished = {http://www.synfora.com/}, |
---|
84 | year = {2009}, |
---|
85 | } |
---|
86 | |
---|
87 | @misc{catapult-c, |
---|
88 | title = {{CATAPULT-C Mentor HLS tool}}, |
---|
89 | howpublished = {http://www.mentor.com/products/esl/high\_level\_synthesis/}, |
---|
90 | year = {2009}, |
---|
91 | } |
---|
92 | |
---|
93 | @misc{cynthetizer, |
---|
94 | title = {{Forte's CYNTHESIZER}}, |
---|
95 | howpublished = {http://www.forteds.com/}, |
---|
96 | year = {2009}, |
---|
97 | } |
---|
98 | |
---|
99 | %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% |
---|
100 | %%%%% IRISA |
---|
101 | @InProceedings{KluterCodes08, |
---|
102 | author = {{Theo Kluter and Philip Brisk and Paolo Ienne and and Edoardo Charbon}}, |
---|
103 | title = {{Speculative DMA for Architecturally Visible Storage in Instruction Set Extensions}}, |
---|
104 | booktitle = {ISSS/CODES}, |
---|
105 | year = {2008}, |
---|
106 | } |
---|
107 | |
---|
108 | @InProceedings{KluterDAC09, |
---|
109 | author = {{Theo Kluter and Philip Brisk and Paolo Ienne and and Edoardo Charbon}}, |
---|
110 | title = {{Way Stealing : Cache-assisted Automatic Instruction Set Extensions}}, |
---|
111 | booktitle = {Design Automation Conference (DAC)}, |
---|
112 | year = {2009}, |
---|
113 | } |
---|
114 | |
---|
115 | @InProceedings{YuCodes04, |
---|
116 | author = {{Pan Yu and Tulika Mitra}}, |
---|
117 | title = {{Scalable Custom Instructions Identification for Instruction Set Extensible Processors}}, |
---|
118 | booktitle = {ISSS/CODES}, |
---|
119 | year = {2004}, |
---|
120 | } |
---|
121 | |
---|
122 | @InProceedings{Dinh08, |
---|
123 | author = {{Quang Dinh and Deming Chen and Martin D.~F.~Wong}}, |
---|
124 | title = {{Efficient ASIP Design for Configurable Processors with Fine-Grained Resource Sharing}}, |
---|
125 | booktitle = {ACM Internatibnal Conference Field Programmable Gate Arrays (FPGA)}, |
---|
126 | year = {2008}, |
---|
127 | } |
---|
128 | |
---|
129 | @Misc{NIOS2UG, |
---|
130 | title = {{Nios II Custom Instruction User Guide, Altera Corp.}}, |
---|
131 | year = {2008}, |
---|
132 | } |
---|
133 | |
---|
134 | %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% |
---|
135 | %%% CITI |
---|
136 | @book{Polis, |
---|
137 | author = {Balarin, Felice}, |
---|
138 | publisher = {Kluwer Academic Publishers}, |
---|
139 | title = {Hardware-software co-design of embedded systems : the POLIS |
---|
140 | approach}, |
---|
141 | year = {1997} |
---|
142 | } |
---|
143 | |
---|
144 | @INPROCEEDINGS{Coware, |
---|
145 | author = {Ivo Bolsens and Hugo J. De Man and Bill Lin and Karl Van |
---|
146 | Rompaey and Steven Vercauteren and Diederik Verkest}, |
---|
147 | title = {Hardware/Software Co-Design of Digital Telecommunication Systems}, |
---|
148 | booktitle = {Proceedings of the IEEE}, |
---|
149 | year = {1997}, |
---|
150 | pages = {391--418} |
---|
151 | } |
---|
152 | |
---|
153 | @article{Jantsch, |
---|
154 | author = {Mattias O'Nil and Axel Jantsch}, |
---|
155 | title = {Device Driver and DMA Controller Synthesis from HW/SW |
---|
156 | Communication protocol specifications}, |
---|
157 | journal = {Design Automation for Embedded Systems}, |
---|
158 | year = {2001}, |
---|
159 | volume = {6}, |
---|
160 | pages = {177-205} |
---|
161 | } |
---|
162 | |
---|
163 | @InProceedings{Park01, |
---|
164 | author = {Joonseok Park and Pedro C.~Diniz}, |
---|
165 | title = {Synthesis of Pipelined Memory Access Controllers for Streamed |
---|
166 | Data Applications on {FPGA}-Based Computing Engines}, |
---|
167 | booktitle = {International Symposium on System Synthesis (ISSS)}, |
---|
168 | pages = {221-226}, |
---|
169 | year = {2001}, |
---|
170 | } |
---|
171 | |
---|
172 | @article{FR-vlsi, |
---|
173 | author = {Antoine Fraboulet and Tanguy Risset}, |
---|
174 | title = {Master Interface for On-Chip Hardware Accelerator Burst Communications}, |
---|
175 | journal = {Journal of VLSI Signal Processing}, |
---|
176 | publisher = {Springer Science}, |
---|
177 | year = {2007}, |
---|
178 | volume = {59}, |
---|
179 | pages = {73-85} |
---|
180 | } |
---|
181 | |
---|
182 | @InProceedings{jerraya, |
---|
183 | author = {Sungjoo Yoo and Jerraya Ahmed}, |
---|
184 | title = {Introduction to Hardware Abstraction Layers for SoC}, |
---|
185 | OPTcrossref = {}, |
---|
186 | OPTkey = {}, |
---|
187 | booktitle = {Design, Automation and Test in Europe Conference and Exhibition}, |
---|
188 | pages = {336 -- 337}, |
---|
189 | year = 2003, |
---|
190 | OPTeditor = {}, |
---|
191 | OPTvolume = {}, |
---|
192 | OPTnumber = {}, |
---|
193 | OPTseries = {}, |
---|
194 | OPTaddress = {}, |
---|
195 | OPTmonth = {}, |
---|
196 | OPTorganization = {}, |
---|
197 | OPTpublisher = {}, |
---|
198 | OPTnote = {}, |
---|
199 | OPTannote = {} |
---|
200 | } |
---|
201 | |
---|
202 | @INPROCEEDINGS{FAUST, |
---|
203 | author = {D. Lattard and E. Beigne and C. Bernard and C. Bour and F. |
---|
204 | Clermidy and Y. Durand and J. Durupt and D. Varreau and P. Vivet and |
---|
205 | P. Penard and A. Bouttier and F. Berens}, |
---|
206 | title = "A Telecom Baseband Circuit-Based on an Asynchronous Network-on-Chip", |
---|
207 | pages = {}, |
---|
208 | BOOKTITLE="ISSCC\'2007", |
---|
209 | year = {2007}, |
---|
210 | publisher = {IEEE Computer Society}, |
---|
211 | address = {San Francisco, USA}, |
---|
212 | }; |
---|
213 | |
---|
214 | @inproceedings{JerrayaPetrot, |
---|
215 | author = {Ahmed A. Jerraya and Aimen Bouchhima and Fr\'{e}d\'{e}ric P\'{e}trot}, |
---|
216 | title = {Programming models and HW-SW interfaces abstraction for multi-processor SoC}, |
---|
217 | booktitle = {DAC '06: Proceedings of the 43rd annual conference on Design automation}, |
---|
218 | year = {2006}, |
---|
219 | isbn = {1-59593-381-6}, |
---|
220 | pages = {280--285}, |
---|
221 | location = {San Francisco, CA, USA}, |
---|
222 | publisher = {ACM}, |
---|
223 | address = {New York, NY, USA}, |
---|
224 | } |
---|
225 | |
---|
226 | @inproceedings{mwmr, |
---|
227 | author = {E. Faure and A. Greiner and D. Genius}, |
---|
228 | title = {A generic hardware/software communication mechanism for |
---|
229 | Multi-Processor System on Chip, Targeting Telecommunication Applications}, |
---|
230 | booktitle = {ReCoSoC'06}, |
---|
231 | year = {2006}, |
---|
232 | pages = {237--242}, |
---|
233 | address = {Montpellier, France} |
---|
234 | } |
---|
235 | |
---|
236 | @inproceedings{Alberto, |
---|
237 | author = {Roberto Passerone and |
---|
238 | James A. Rowson and |
---|
239 | Alberto L. Sangiovanni-Vincentelli}, |
---|
240 | title = {Automatic Synthesis of Interfaces Between Incompatible Protocols}, |
---|
241 | booktitle = {DAC}, |
---|
242 | year = {1998}, |
---|
243 | pages = {8-13} |
---|
244 | } |
---|
245 | |
---|
246 | @article{Avnit, |
---|
247 | author = {Karin Avnit and |
---|
248 | Vijay D'Silva and |
---|
249 | Arcot Sowmya and |
---|
250 | S. Ramesh and |
---|
251 | Sri Parameswaran}, |
---|
252 | title = {Provably correct on-chip communication: A formal approach |
---|
253 | to automatic protocol converter synthesis}, |
---|
254 | journal = {ACM Trans. Design Autom. Electr. Syst.}, |
---|
255 | volume = {14}, |
---|
256 | number = {2}, |
---|
257 | year = {2009} |
---|
258 | } |
---|
259 | |
---|
260 | @inproceedings{smith, |
---|
261 | author = {James Smith and |
---|
262 | Giovanni De Micheli}, |
---|
263 | title = {Automated Composition of Hardware Components}, |
---|
264 | booktitle = {DAC}, |
---|
265 | year = {1998}, |
---|
266 | pages = {14-19} |
---|
267 | } |
---|
268 | |
---|
269 | @inproceedings{Narayan, |
---|
270 | author = {Sanjiv Narayan and |
---|
271 | Daniel Gajski}, |
---|
272 | title = {Interfacing Incompatible Protocols Using Interface Process |
---|
273 | Generation}, |
---|
274 | booktitle = {DAC}, |
---|
275 | year = {1995}, |
---|
276 | pages = {468-473} |
---|
277 | } |
---|
278 | |
---|
279 | @TECHREPORT{Ptolemy, |
---|
280 | AUTHOR = { E.A. Lee et al.}, |
---|
281 | INSTITUTION = {University of California, Berkeley}, |
---|
282 | NUMBER = {UCB/ERL No. M99/37}, |
---|
283 | TITLE = {Overview of the Ptolemy Project}, |
---|
284 | YEAR = {1999}, |
---|
285 | MONTH = {july} |
---|
286 | } |
---|
287 | |
---|