source: anr/section-consortium-desc.tex @ 336

Last change on this file since 336 was 335, checked in by coach, 14 years ago

Mise à jour INRIA Rennes - 28 janv

  • Property svn:eol-style set to native
  • Property svn:keywords set to Revision HeadURL Id Date
File size: 15.3 KB
Line 
1\anrdoc{(maximum 0,5 page par partenaire) Decrire brievement chaque
2partenaire et fournir ici les elements permettant d'apprecier la
3qualification des partenaires dans le projet (le \og pourquoi qui fait quoi
4\fg). Il peut s'agir de realisations passees, d'indicateurs (publications,
5brevets), de l'interet du partenaire pour le projet.\\
6Montrer la complementarite et la valeur ajoutee des cooperations entre les
7differents partenaires. L'interdisciplinarite et l'ouverture à diverses
8collaborations seront à justifier en accord avec les orientations du
9projet. (1 page maximum)}
10
11The consortium is made of 8 partners: 5 academic and 3 industrial, which is well balanced
12for reaching the objectives (technical innovation and industrial evaluation for further exploitation).
13Each academic partner is expert in a specific area and each industrial brings a different approach to the use of the tools:
14- LIP6: MPSoC design and HLS
15- TIMA: Architecture, virtual prototyping, HLS
16- LAB-STICC: HLS, compilation
17- INRIA: ASIP design
18
19- Magillem: IP-XACT and industrial flow integration
20- BULL: HPC
21- THALES: XXX
22
23Thales will represent the FPGA users, BULL the HPC users, and Magillem the SoC integrators.
24
25
26%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
27\subsubsection{\inria}
28
29INRIA, the French national institute for research in computer science
30and control, operating under the dual authority of the Ministry of
31Research and the Ministry of Industry, is dedicated to fundamental and
32applied research in information and communication science and
33technology (ICST). The Institute also plays a major role in technology
34transfer by fostering training through research, diffusion of
35scientific and technical information, development, as well as
36providing expert advice and participating in international programs.
37\parlf
38By playing a leading role in the scientific community in the field and
39being in close contact with industry, INRIA is a major participant in
40the development of ICST in France. Throughout its eight research
41centres in Rocquencourt, Rennes, Sophia Antipolis, Grenoble, Nancy,
42Bordeaux, Lille and Saclay, INRIA has a workforce of 3 800, 2 800 of
43whom are scientists from INRIA and INRIA's partner organizations such
44as CNRS (the French National Center for Scientific Research),
45universities and leading engineering schools. They work in 168 joint
46research project-teams. Many INRIA researchers are also professors and
47approximately 1 000 doctoral students work on theses as part of INRIA
48research project-teams.
49%\parlf
50%INRIA develops many partnerships with industry and fosters technology
51%transfer and company foundation in the field of ICST - some ninety
52%companies have been founded with the support of INRIA-Transfert, a
53%subsidiary of INRIA, specialized in guiding, evaluating, qualifying,
54%and financing innovative high-tech IT start-up companies. INRIA is
55%involved in standardization committees such as the IETF, ISO and the
56%W3C of which INRIA was the European host from 1995 to 2002.
57%\parlf
58%INRIA maintains important international relations and exchanges. In
59%Europe, INRIA is a member of ERCIM which brings together research
60%institutes from 19 European countries. INRIA is a partner in about 120
61%FP6 actions and 40 FP7 actions, mainly in the ICST field. INRIA also
62%collaborates with numerous scientific and academic institutions abroad
63%(joint laboratories such as LIAMA, associated research teams, training
64%and internship programs).
65
66The CAIRN group of INRIA Rennes -- Bretagne Atlantique study reconfigurable
67system-on-chip, i.e. hardware systems whose configuration may change before or even during
68execution. To this end, CAIRN has 13 permanent researchers and a variable number of PhD
69students, post-docs and engineers.
70CAIRN intends to approach reconfigurable architectures from three
71angles: the invention of new reconfigurable platforms, the development
72of associated transformation, compilation and synthesis tools, and the
73exploration of the interaction between algorithms and architectures.
74CAIRN is a joint team with CNRS, University of Rennes 1 and ENS Cachan.
75
76\subsubsection{\lip}
77The Compsys group of Ecole Normale Sup\'erieure de Lyon is a project-team
78of INRIA Rh\^one-Alpes and a part of Laboratoire de l'Informatique du
79Parall\'elisme (LIP), UMR 5668 of CNRS. It has four permanent researchers
80and a variable number of PhD students and post-docs. Its field of
81expertise is compilation for embedded system, optimizing compilers
82and automatic parallelization. Its members were among the initiators
83of the polyhedral model for automatic parallelization and program
84optimization generally. It  has authored or contributed to
85several well known libraries for linear programming, polyhedra manipulation
86and optimization in general. It has strong industrial cooperations, notably
87with ST Microelectronics and \thales.
88
89
90%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
91\subsubsection{\tima}
92The TIMA laboratory ("Techniques of Informatics and Microelectronics
93for integrated systems Architecture") is a public research laboratory
94sponsored by Centre National de la Recherche Scientifique (CNRS, UMR5159),
95Grenoble Institute of Technology (Grenoble-INP) and Universit\'{e} Joseph Fourier
96(UJF).
97The research topics cover the specification, design, verification, test,
98CAD tools and design methods for integrated systems, from analog and
99digital components on one end of the spectrum, to multiprocessor
100Systems-on-Chip together with their basic operating system on the other end.
101\parlf
102Currently, the lab employs 124 persons among which 60 PhD candidates, and runs
10332 ongoing French/European funded projects.
104Since its creation in 1984, TIMA funded 7 startups, patented 36 inventions
105and had 243 PhD thesis defended.
106\parlf
107The System Level Synthesis Group (25 people including PhDs) is
108involved in several FP6, FP7, CATRENE and ANR projects.
109Its field of expertise is in CAD and architecture for Multiprocessor
110SoC and Hardware/Software interface.
111
112%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
113\subsubsection{\ubs}
114
115The Lab-STICC (Laboratoire des Sciences et Techniques de l'Information,
116de la Communication, et de la Connaissance), is a French CNRS laboratory
117(UMR 3192) that groups 4 research centers in the west and south
118Brittany: the Universit\'e de Bretagne-Sud (UBS), the Universit\'e de
119Bretagne Occidentale (UBO), and Telecom Bretagne (ENSTB).
120The Lab-STICC is composed of three departments: Microwave and equipments (MOM),
121Digital communications, Architectures and circuits (CACS) and Knowledge,
122information and decision (CID). The Lab-STICC represents a staff of 279
123peoples, including 115 researchers and 113 PhD students.
124The scientific production during the last 4 years represents 20
125books, 200 journal publications, 500 conference publications, 22
126patents, 69 PhDs diploma.
127\parlf
128The UBS/Lab-STICC laboratory is involved in several national research
129projects (e.g. RNTL : SystemC'Mantic, EPICURE - RNRT : MILPAT, ALIPTA,
130A3S - ANR : MoPCoM, SoCLib, Famous, RaaR, AFANA, Open-PEOPLE, ICTER ...),
131CMCU project (COSIP) and regional projects (e.g. ITR projects PALMYRE
132...). It is also involved in European Project (e.g. ITEA/SPICES,
133IST/AETHER ...). These projects are conducted through tight cooperation
134with national and international companies and organizations (e.g. France
135Telecom CNET, MATRA, CEA, ASTRIUM, \thales Com., \thales Avionics, AIRBUS,
136BarCo, STMicroelectronics, Alcatel-Lucent ...). Results of those or former
137projects are for example the high-level synthesis tool GAUT, the UHLS
138syntax and semantics-oriented editor, the DSP power estimation tool
139Soft-explorer or the co-design framework Design Trotter.
140\parlf
141The CACS department of the Lab-STICC (also referred as UBS/Lab-STICC),
142located in Lorient, is involved in COACH.
143The UBS/Lab-STICC is working on the design of complex electronic systems
144and circuits, especially but not exclusively focussing on real-time
145embedded systems, power and energy consumption optimization, high-level
146synthesis and IP design, digital communications, hardware/software
147co-design and ESL methodologies. The application targeted by the
148UBS/Lab-STICC are mainly from telecommunication and multimedia domains
149which enclose signal, image, video, vision, and communication processing.
150
151%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
152\subsubsection{\upmc}
153
154University Pierre et Marie Curie (UPMC)  is the largest university in France (7400
155employees,38000 students).
156The Laboratoire d'Informatique de Paris 6 (LIP6) is the computer science laboratory of
157UPMC, hosting more than 400 researchers, under the umbrella of the CNRS (Centre National
158de la Recherche Scientifique).
159The \og System on Chip \fg Department of LIP6 consists of  80 people, including 40 PHD
160students.
161The research focuses on CAD tools and methods for VLSI and System on Chip design.
162\\
163The annual budget is about 3 M{\texteuro}, and 1.5 M{\texteuro} are from research contracts.
164The SoC department has been involved in several european projects :IDPS, EVEREST, OMI-HIC,
165OMI-MACRAME, OMI-ARCHES, EUROPRO, COSY, Medea SMT, Medea MESA, Medea+ BDREAMS, Medea+
166TSAR.
167\parlf
168The public domain VLSI CAD system ALLIANCE, developped at UPMC is installed in more than
169200 universities worldwide.
170The LIP6 is in charge of the technical coordination of the SoCLib national project, and is
171hosting the SoCLib WEB server.
172The SoCLib DSX component was designed and developped in our laboratory.
173It allows design space exploration and will the base of the $CSG$ COACH tools.
174Moreover, the LIP6 developped during the last 10 years the UGH tool for high level
175synthesis of control-dominated coprocessors.
176This tool will be modified to be integrated in the COACH design flow.
177\parlf
178Even if the preferred dissemination policy for the COACH design flow will be the free
179software policy, the SoC department is ready to support start-ups :
180Six startup companies have been created by former
181researchers from  the SoC department of LIP6 between 1997 and 2002.
182
183%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
184\subsubsection{\mdslong}
185
186Magillem Design Services has been established by a team of seasoned engineers and a
187group of business angels in the fall of 2006. The company has inherited Magillem, a
188robust and innovative technology worth 120 man years. The Magillem environment is
189dedicated to the design, verification and flow management of complex HW/SW based on IP-XACT.
190In the service area, we audit the existing industrial flows and propose a work plan to
191adapt them to IP-XACT, we validate and verify the full compatibility of tools interfaces
192into a flow testbench, we test the IP deliverables against a benchmark for compliance
193using our IP-XACT packager, and check IP integration properties onto a test system.
194Magillem's tools are used in the most advanced production flows of integrated circuit
195manufacturers (ST, NXP, TI, Qualcomm, etc.) and are linked with the research work of
196the best laboratories of the domain (LIP6, TIMA, Fhg, OFFIS, etc.). Our participation
197to leading European collaborative projects (e.g. IST COMPLEX, SPRINT, ICODES, etc.)
198allow us to maintain a high level of innovation around our core technology: SoC design
199methodologies at ESL, design and verification in AMS domain, HW/SW co-design, safety
200and security of systems.
201Beyond this core technology domain, Magillem has evolved with the tool suite called
202Revenge, answering to wider assembly issues for large heterogeneous systems.
203
204%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
205\subsubsection{\bull}
206
207\bull designs and develops servers and software for an open environment, integrating the
208most advanced technologies. It brings to its customers its expertise and know-how to help
209them in the transformation of their information systems and to optimize their IT
210infrastructure and their applications.
211\parlf
212\bull is particularly present in the public sector, banking, finance, telecommunication
213and industry sectors. Capitalizing on its wide experience, the Group has a thorough
214understanding of the business and specific processes of these sectors, thus enabling it to
215efficiently advise and to accompany its customers. Its distribution network spreads to
216over 100 countries worldwide.
217\parlf
218The team participating to the COACH project is from the Server Development Department
219based in Les Clayes-sous-Bois, France. The SD Department is in charge of developing
220hardware for open servers (e.g. NovaScale) and HPC solutions. Its main activities range
221from architecture specification, ASIC design/verification/prototyping to board design and
222include also specific EDA development to complement standard tools.
223
224%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
225\subsubsection{\thales}
226
227\thales is a world leader for mission critical information systems, with activities in 3
228core businesses: aerospace (with all major aircraft manufacturers as customers), defence,
229and security (including ground transportation solutions). It employs 68000 people
230worldwide, and is present in 50 countries. \thales Research \& Technology operates at the
231corporate level as the technical community network architect, in charge of developing
232upstream and \thales-wide R \& T activities, with vision and visibility. In support of
233\thales applications, TRT's mission is also to anticipate and speed up technology transfer
234from research to development in Divisions by developing collaborations in R\&T. \thales is
235international, but Europe-centered. Research \& Development activities are disseminated,
236and corporate Research and Technology is concentrated in Centres in France, the United
237Kingdom and the Netherlands. A key mission of our R\&T centres is to have a bi-directional
238transfer, or "impedance matching" function between the scientific research network and the
239corresponding businesses. The TRT's Information Science and Technology Group is able to
240develop innovative solutions along the information chain exploiting sensors data, through
241expertise in: computational architectures in embedded systems, typically suitable for
242autonomous system environments, mathematics and technologies for decision involving
243information fusion and cognitive processing, and cooperative technologies including man
244system interaction.
245\parlf
246The Embedded System Laboratory (ESL) of TRT involved in the COACH project is part of the
247Information Science and Technology Group. Like other labs of TRT, ESL is in charge of
248making the link between the needs from \thales business units and the emerging
249technologies, in particular through assessment and de-risking studies. It has a long
250experience on parallel architectures design, in particular on SIMD architectures used for
251image processing and signal processing applications and on reconfigurable architectures.
252ESL is also strongly involved in studies on programming tools for these types of
253architectures and has developed the SpearDE tool used in this project. The laboratory had
254coordinated the FP6 IST MORPHEUS project on reconfigurable technology, being highly
255involved in the associated programming toolset. The team is also involved in the FP6 IST
256FET AETHER project on self-adaptability technologies and coordinates national projects on
257MPSoC architecture and tools like the Ter\verb+@+ops project (P\^{o}le de
258Comp\'{e}titivit\'{e} System\verb+@+tic) dedicated to the design of a MPSoC for intensive
259computing embedded systems.
260
Note: See TracBrowser for help on using the repository browser.