[26] | 1 | \begin{taskinfo} |
---|
| 2 | \let\LIP\leader |
---|
| 3 | \let\IRISA\enable |
---|
| 4 | \end{taskinfo} |
---|
| 5 | % |
---|
| 6 | \begin{objectif} |
---|
[41] | 7 | The objective of this task is to convert the input specification of |
---|
| 8 | an hardware accelerator, which must be written in a familiar language |
---|
| 9 | (C/C++) with as few constraints as possible, into a form suitable for |
---|
| 10 | the HLS tools. If the target is an ASIP, the frontend has to extract |
---|
| 11 | patterns from the source code and convert them into the definition |
---|
| 12 | of an extensible processor. If the target is a process network, the |
---|
| 13 | front end has to distribute the workload and the data sets as fairly |
---|
| 14 | as possible, identify communication channels, and output an \xcoach |
---|
| 15 | description. |
---|
[26] | 16 | \end{objectif} |
---|
| 17 | % |
---|
| 18 | \begin{workpackage}{D3} |
---|
| 19 | \item Extraction de motifs et regénération au format COACH annoté |
---|
| 20 | \mustbecompleted{FIXME:IRISA ........} |
---|
| 21 | \begin{livrable} |
---|
[35] | 22 | \item{V1}{0}{18}{d}{\Sirisa}{Interation manuelle des motifs} \mustbecompleted{FIXME .....} |
---|
| 23 | \item{VF}{18}{24}{d}{\Sirisa}{Integration manuelle des motifs} \mustbecompleted{FIXME ......} |
---|
[26] | 24 | \end{livrable} |
---|
| 25 | \item \mustbecompleted{FIXME: la liste des ST est dans wp.txt} |
---|
| 26 | \begin{livrable} |
---|
[35] | 27 | \item{V1}{0}{18}{d}{\Sirisa}{Intégration manuelle des motifs} \mustbecompleted{FIXME ......} |
---|
[26] | 28 | \end{livrable} |
---|
| 29 | \end{workpackage} |
---|
| 30 | |
---|
[41] | 31 | \begin{workpackage}{D4} |
---|
| 32 | \item Extraction of parallelism in polyhedral loops and conversion into |
---|
| 33 | a process network |
---|
| 34 | \begin{livrable} |
---|
| 35 | \item{V1}{0}{6}{d}{\Slip}{Method} Description of the process |
---|
| 36 | network construction method. User manual. |
---|
| 37 | \end{livrable} |
---|
| 38 | \item Implementation of a process constructor. |
---|
| 39 | \begin{livrable} |
---|
| 40 | \item{V1}{6}{12}{x}{\Slip}{Process Construction} Preliminary |
---|
| 41 | implementation in the Syntol framework. |
---|
| 42 | \end{livrable} |
---|
| 43 | \begin{livrable} |
---|
| 44 | \item{V2}{12}{24}{x}{\Slip} {Arrays and FIFO} Implementation of |
---|
| 45 | the array contraction and FIFO construction algorithm. Conversion of the imput |
---|
| 46 | and output to the \xcoach format. |
---|
| 47 | \end{livrable} |
---|
| 48 | \item Feedback and evaluation. |
---|
| 49 | \begin{livrable} |
---|
| 50 | \item{VF}{24}{30}{x}{\Slip} {Feedback} Feedback from the |
---|
| 51 | demonstrators and improvement of the implementation. |
---|
| 52 | \end{livrable} |
---|
| 53 | \begin{livrable} |
---|
| 54 | \item{VF}{30}{36}{d}{\Slip}{Assessment} Final assessment of the |
---|
| 55 | method and improved version of the user manual. |
---|
| 56 | \end{livrable} |
---|
| 57 | \end{workpackage} |
---|
| 58 | |
---|
| 59 | |
---|
| 60 | |
---|