source: anr/task-csg.tex @ 341

Last change on this file since 341 was 336, checked in by coach, 14 years ago

Modifications des hommes ans

  • Property svn:eol-style set to native
  • Property svn:keywords set to Revision HeadURL Id Date
File size: 4.2 KB
Line 
1\begin{taskinfo}
2\let\UPMC\leader
3\let\TIMA\enable
4\end{taskinfo}
5%
6\begin{objectif}
7The objectives of this task are to allow the system designer to explore the
8design space by quickly prototyping and then to automatically generate the
9FPGA-SoC systems.  It is described on figure~\ref{archi-csg} and it consists of:
10\begin{itemize}
11  \item The development of the synthesizable models required for the connection
12    of the coprocessors on the platform bus (2 bridges).
13  \item The configuration and the development of drivers of the operating
14    systems (Board Support Package, HAL).
15  \item The CSG software that generates the SystemC simulators for prototyping
16    and the FPGA-SoC system including its bitstream and software executable code
17    (see Figures~\ref{archi-csg} and ~\ref{archi-hls}).
18\end{itemize}
19A first release will be delivered at $T0+12$ to allow the demonstrators to start working.
20This release will include the standard communication schemes based on SoCLib MWMR component
21and support the neutral architectural template for prototyping and hardware generation.
22\end{objectif}
23%
24\begin{workpackage}
25\subtask{Bridge implementation}
26    This \ST deals with the development of the synthesizable models required for
27    the connection of the coprocessors on the platform bus.
28    \begin{livrable}
29    \itemL{18}{30}{h}{\Stima}{HPC hardware \xilinx}{0:3:3}
30        \setMacroInAuxFile{hpcPlbBridge}
31        The synthesizable VHDL description of a VCI/\xilinxbus bridge.
32    \itemL{18}{30}{h}{\Supmc}{HPC hardware \altera}{0:3:3}
33        \setMacroInAuxFile{hpcAvalonBridge}
34        The synthesizable VHDL description of an VCI/AVALON bridge.
35    \end{livrable}
36\subtask{OS setup}
37    This \ST consists of the configuration of the SocLib DNA operating
38    system and the development of drivers for the hardware architectural templates.
39    For the \altera and \xilinx architectural templates, the OS must also be ported on
40    the NIOS2 and \xilinxcpu processors.
41    \begin{livrable}
42    \itemV{6}{8}{x}{\Stima}{DNA OS}
43        Idenfication and Specification of the drivers required for
44        the first CSG release using a vendor neutral virtual
45        prototype.
46    \itemV{8}{18}{x}{\Stima}{DNA 0S}
47        Implementation of the identified drivers and integration in
48        the first CSG release.
49    \itemL{18}{33}{x}{\Stima}{DNA OS drivers for SoCLib}{4:2:2}
50        \OtherPartner{6}{33}{\Supmc}  {.5:.5:.5}
51        Final release of the DNA OS drivers for the CSG selected IPs.
52    \itemL{12}{18}{x}{\Stima}{Driver ports}{0:2:0}
53        \OtherPartner{6}{33}{\Supmc}  {0:2:0}
54    %\mustbecompleted{TIMA: tima sur \xilinxcpu, UPMC sur Nios}
55        Final port of the DNA OS on the NIOS2 and \xilinxcpu
56        processors and CSG platforms, along with the driver dependant
57        drivers.
58        \Stima will focus on the platform based on Xilinx IPs, whereas
59        \Supmc will focus on the Altera related IPs and platform.
60    \end{livrable}
61\subtask{Implementation of CSG}
62    \begin{livrable}
63    \itemV{0}{12}{x}{\Supmc}{CSG}
64        The first software release of the CSG tool that will allow demonstrators to start
65        working by using the neutral architectural template only for SystemC.
66    \itemV{12}{18}{x}{\Supmc}{CSG}
67        The second release of CSG integrates the VHDL driver for the neutral
68        architectural template, and an integration of an HLS tools
69        but only for SystemC prototyping.
70    \itemV{18}{27}{x}{\Supmc}{CSG}
71        This release extends CSG to FPGA-SoC generation for the \xilinx and
72        \altera architectural template.
73    \itemL{27}{36}{x}{\Supmc}{CSG tool}{5:2:3}
74        \OtherPartner{0}{36}{\Stima}{1:3:2}
75        \OtherPartner{0}{36}{\Smds}{1:3:3}
76        \setMacroInAuxFile{csgImplementation}
77        Final release of CSG enhanced by the demonstrator's feedback.
78        \\
79        The work will be split between the partner as follow: 1) \Supmc will
80        design the core of CSG, 2) \Stima will design the part concerning the
81        generation of system software and the configuration of CSG to other OS.
82        3) \Smds will focus to interface CSG to the IP-XACT format for
83        generating IP integrable into a IP-XACT flow such as the one defined in the SoCket project and to
84        configure CSG to new IP or plate-form.
85    \end{livrable}
86\end{workpackage}
Note: See TracBrowser for help on using the repository browser.