1 | ////////////////////////////////////////////////////////////////////////////////// |
---|
2 | // File : boot_init.c |
---|
3 | // Date : 01/04/2012 |
---|
4 | // Author : alain greiner |
---|
5 | // Copyright (c) UPMC-LIP6 |
---|
6 | /////////////////////////////////////////////////////////////////////////////////// |
---|
7 | // The boot_init.c file is part of the GIET-VM nano-kernel. |
---|
8 | // This code is executed in the boot phase by proc[0] to initialize the |
---|
9 | // peripherals and the kernel data structures: |
---|
10 | // - pages tables for the various vspaces |
---|
11 | // - shedulers for processors (including the tasks contexts and interrupt vectors) |
---|
12 | // |
---|
13 | // This nano-kernel has been written for the MIPS32 processor. |
---|
14 | // The virtual adresses are on 32 bits and use the (unsigned int) type, but the |
---|
15 | // physicals addresses can have up to 40 bits, and use the (unsigned long long) type. |
---|
16 | // |
---|
17 | // The GIET-VM uses the paged virtual memory and the MAPPING_INFO binary file |
---|
18 | // to provides two services: |
---|
19 | // 1) classical memory protection, when several independant applications compiled |
---|
20 | // in different virtual spaces are executing on the same hardware platform. |
---|
21 | // 2) data placement in NUMA architectures, when we want to control the placement |
---|
22 | // of the software objects (virtual segments) on the physical memory banks. |
---|
23 | // |
---|
24 | // The MAPPING_INFO binary data structure must be loaded in the the seg_boot_mapping |
---|
25 | // segment (at address seg_mapping_base). |
---|
26 | // This MAPPING_INFO data structure defines |
---|
27 | // - the hardware architecture: number of clusters, number or processors, |
---|
28 | // size of the memory segments, and peripherals in each cluster. |
---|
29 | // - The structure of the various multi-threaded software applications: |
---|
30 | // number of tasks, communication channels. |
---|
31 | // - The mapping: placement of virtual objects (vobj) in the virtual segments (vseg), |
---|
32 | // placement of virtual segments (vseg) in the physical segments (pseg), placement |
---|
33 | // of software tasks on the processors, |
---|
34 | // |
---|
35 | // The page table are statically build in the boot phase, and they do not |
---|
36 | // change during execution. The GIET uses only 4 Kbytes pages. |
---|
37 | // As most applications use only a limited number of segments, the number of PT2s |
---|
38 | // actually used by a given virtual space is generally smaller than 2048, and is |
---|
39 | // computed during the boot phase. |
---|
40 | // The max number of virtual spaces (GIET_NB_VSPACE_MAX) is a configuration parameter. |
---|
41 | // |
---|
42 | // Each page table (one page table per virtual space) is monolithic, and contains |
---|
43 | // one PT1 and up to (GIET_NB_PT2_MAX) PT2s. The PT1 is addressed using the ix1 field |
---|
44 | // (11 bits) of the VPN, and the selected PT2 is addressed using the ix2 field (9 bits). |
---|
45 | // - PT1[2048] : a first 8K aligned array of unsigned int, indexed by (ix1) field of VPN. |
---|
46 | // Each entry in the PT1 contains a 32 bits PTD. The MSB bit PTD[31] is |
---|
47 | // the PTD valid bit, and LSB bits PTD[19:0] are the 20 MSB bits of the physical base |
---|
48 | // address of the selected PT2. |
---|
49 | // The PT1 contains 2048 PTD of 4 bytes => 8K bytes. |
---|
50 | // - PT2[1024][GIET_NB_PT2_MAX] : an array of array of unsigned int. |
---|
51 | // Each PT2[1024] must be 4K aligned, each entry in a PT2 contains two unsigned int: |
---|
52 | // the first word contains the protection flags, and the second word contains the PPN. |
---|
53 | // Each PT2 contains 512 PTE2 of 8bytes => 4K bytes. |
---|
54 | // The total size of a page table is finally = 8K + (GIET_NB_PT2_MAX)*4K bytes. |
---|
55 | //////////////////////////////////////////////////////////////////////////////////// |
---|
56 | |
---|
57 | #include <common.h> |
---|
58 | #include <mips32_registers.h> |
---|
59 | #include <giet_config.h> |
---|
60 | #include <mapping_info.h> |
---|
61 | #include <mwmr_channel.h> |
---|
62 | #include <barrier.h> |
---|
63 | #include <memspace.h> |
---|
64 | #include <irq_handler.h> |
---|
65 | #include <ctx_handler.h> |
---|
66 | #include <vm_handler.h> |
---|
67 | #include <hwr_mapping.h> |
---|
68 | |
---|
69 | #include <stdarg.h> |
---|
70 | |
---|
71 | #if !defined(NB_CLUSTERS) |
---|
72 | # error The NB_CLUSTERS value must be defined in the 'giet_config.h' file ! |
---|
73 | #endif |
---|
74 | |
---|
75 | #if !defined(NB_PROCS_MAX) |
---|
76 | # error The NB_PROCS_MAX value must be defined in the 'giet_config.h' file ! |
---|
77 | #endif |
---|
78 | |
---|
79 | #if !defined(GIET_NB_VSPACE_MAX) |
---|
80 | # error The GIET_NB_VSPACE_MAX value must be defined in the 'giet_config.h' file ! |
---|
81 | #endif |
---|
82 | |
---|
83 | //////////////////////////////////////////////////////////////////////////// |
---|
84 | // Global variables for boot code |
---|
85 | // Both the page tables for the various virtual spaces, and the schedulers |
---|
86 | // for the processors are physically distributed on the clusters. |
---|
87 | // These global variables are just arrays of pointers. |
---|
88 | //////////////////////////////////////////////////////////////////////////// |
---|
89 | |
---|
90 | // Page table addresses arrays |
---|
91 | __attribute__((section (".wdata"))) |
---|
92 | paddr_t boot_ptabs_paddr[GIET_NB_VSPACE_MAX]; |
---|
93 | |
---|
94 | __attribute__((section (".wdata"))) |
---|
95 | unsigned int boot_ptabs_vaddr[GIET_NB_VSPACE_MAX]; |
---|
96 | |
---|
97 | // Scheduler pointers array (virtual addresses) |
---|
98 | __attribute__((section (".wdata"))) |
---|
99 | static_scheduler_t* boot_schedulers[NB_CLUSTERS * NB_PROCS_MAX]; |
---|
100 | |
---|
101 | // Next free PT2 index array |
---|
102 | __attribute__((section (".wdata"))) |
---|
103 | unsigned int boot_next_free_pt2[GIET_NB_VSPACE_MAX] = |
---|
104 | { [0 ... GIET_NB_VSPACE_MAX - 1] = 0 }; |
---|
105 | |
---|
106 | // Max PT2 index |
---|
107 | __attribute__((section (".wdata"))) |
---|
108 | unsigned int boot_max_pt2[GIET_NB_VSPACE_MAX] = |
---|
109 | { [0 ... GIET_NB_VSPACE_MAX - 1] = 0 }; |
---|
110 | |
---|
111 | // lock protecting TTY0 |
---|
112 | __attribute__((section (".wdata"))) |
---|
113 | unsigned int boot_tty0_lock = 0; |
---|
114 | |
---|
115 | |
---|
116 | ////////////////////////////////////////////////////////////////////////////// |
---|
117 | // boot_procid() |
---|
118 | ////////////////////////////////////////////////////////////////////////////// |
---|
119 | inline unsigned int boot_procid() |
---|
120 | { |
---|
121 | unsigned int ret; |
---|
122 | asm volatile ("mfc0 %0, $15, 1":"=r" (ret)); |
---|
123 | return (ret & 0x3FF); |
---|
124 | } |
---|
125 | |
---|
126 | ////////////////////////////////////////////////////////////////////////////// |
---|
127 | // boot_proctime() |
---|
128 | ////////////////////////////////////////////////////////////////////////////// |
---|
129 | inline unsigned int boot_proctime() |
---|
130 | { |
---|
131 | unsigned int ret; |
---|
132 | asm volatile ("mfc0 %0, $9":"=r" (ret)); |
---|
133 | return ret; |
---|
134 | } |
---|
135 | |
---|
136 | ////////////////////////////////////////////////////////////////////////////// |
---|
137 | // boot_exit() |
---|
138 | ////////////////////////////////////////////////////////////////////////////// |
---|
139 | void boot_exit() |
---|
140 | { |
---|
141 | while (1) { asm volatile ("nop"); } |
---|
142 | } |
---|
143 | |
---|
144 | ////////////////////////////////////////////////////////////////////////////// |
---|
145 | // boot_eret() |
---|
146 | // The address of this function is used to initialise the return address (RA) |
---|
147 | // in all task contexts (when the task has never been executed. |
---|
148 | /////////////////////////////////"///////////////////////////////////////////// |
---|
149 | void boot_eret() |
---|
150 | { |
---|
151 | asm volatile ("eret"); |
---|
152 | } |
---|
153 | |
---|
154 | //////////////////////////////////////////////////////////////////////////// |
---|
155 | // boot_physical_read() |
---|
156 | // This function makes a physical read access to a 32 bits word in memory, |
---|
157 | // after a temporary DTLB de-activation and paddr extension. |
---|
158 | //////////////////////////////////////////////////////////////////////////// |
---|
159 | unsigned int boot_physical_read(paddr_t paddr) |
---|
160 | { |
---|
161 | unsigned int value; |
---|
162 | unsigned int lsb = (unsigned int) paddr; |
---|
163 | unsigned int msb = (unsigned int) (paddr >> 32); |
---|
164 | |
---|
165 | asm volatile( |
---|
166 | "mfc2 $2, $1 \n" /* $2 <= MMU_MODE */ |
---|
167 | "andi $3, $2, 0xb \n" |
---|
168 | "mtc2 $3, $1 \n" /* DTLB off */ |
---|
169 | |
---|
170 | "mtc2 %2, $24 \n" /* PADDR_EXT <= msb */ |
---|
171 | "lw %0, 0(%1) \n" /* value <= *paddr */ |
---|
172 | "mtc2 $0, $24 \n" /* PADDR_EXT <= 0 */ |
---|
173 | |
---|
174 | "mtc2 $2, $1 \n" /* restore MMU_MODE */ |
---|
175 | : "=r" (value) |
---|
176 | : "r" (lsb), "r" (msb) |
---|
177 | : "$2", "$3"); |
---|
178 | return value; |
---|
179 | } |
---|
180 | |
---|
181 | //////////////////////////////////////////////////////////////////////////// |
---|
182 | // boot_physical_write() |
---|
183 | // This function makes a physical write access to a 32 bits word in memory, |
---|
184 | // after a temporary DTLB de-activation and paddr extension. |
---|
185 | //////////////////////////////////////////////////////////////////////////// |
---|
186 | void boot_physical_write(paddr_t paddr, |
---|
187 | unsigned int value) |
---|
188 | { |
---|
189 | unsigned int lsb = (unsigned int)paddr; |
---|
190 | unsigned int msb = (unsigned int)(paddr >> 32); |
---|
191 | |
---|
192 | asm volatile( |
---|
193 | "mfc2 $2, $1 \n" /* $2 <= MMU_MODE */ |
---|
194 | "andi $3, $2, 0xb \n" |
---|
195 | "mtc2 $3, $1 \n" /* DTLB off */ |
---|
196 | |
---|
197 | "mtc2 %2, $24 \n" /* PADDR_EXT <= msb */ |
---|
198 | "sw %0, 0(%1) \n" /* *paddr <= value */ |
---|
199 | "mtc2 $0, $24 \n" /* PADDR_EXT <= 0 */ |
---|
200 | |
---|
201 | "mtc2 $2, $1 \n" /* restore MMU_MODE */ |
---|
202 | : |
---|
203 | : "r" (value), "r" (lsb), "r" (msb) |
---|
204 | : "$2", "$3"); |
---|
205 | } |
---|
206 | |
---|
207 | ////////////////////////////////////////////////////////////////////////////// |
---|
208 | // boot_set_mmu_ptpr() |
---|
209 | // This function set a new value for the MMU PTPR register. |
---|
210 | ////////////////////////////////////////////////////////////////////////////// |
---|
211 | inline void boot_set_mmu_ptpr(unsigned int val) |
---|
212 | { |
---|
213 | asm volatile ("mtc2 %0, $0"::"r" (val)); |
---|
214 | } |
---|
215 | |
---|
216 | ////////////////////////////////////////////////////////////////////////////// |
---|
217 | // boot_set_mmu_mode() |
---|
218 | // This function set a new value for the MMU MODE register. |
---|
219 | ////////////////////////////////////////////////////////////////////////////// |
---|
220 | inline void boot_set_mmu_mode(unsigned int val) |
---|
221 | { |
---|
222 | asm volatile ("mtc2 %0, $1"::"r" (val)); |
---|
223 | } |
---|
224 | |
---|
225 | //////////////////////////////////////////////////////////////////////////// |
---|
226 | // boot_puts() |
---|
227 | // display a string on TTY0 |
---|
228 | //////////////////////////////////////////////////////////////////////////// |
---|
229 | void boot_puts(const char * buffer) |
---|
230 | { |
---|
231 | unsigned int *tty_address = (unsigned int *) &seg_tty_base; |
---|
232 | unsigned int n; |
---|
233 | |
---|
234 | for (n = 0; n < 100; n++) |
---|
235 | { |
---|
236 | if (buffer[n] == 0) break; |
---|
237 | tty_address[TTY_WRITE] = (unsigned int) buffer[n]; |
---|
238 | } |
---|
239 | } |
---|
240 | |
---|
241 | //////////////////////////////////////////////////////////////////////////// |
---|
242 | // boot_putx() |
---|
243 | // display a 32 bits unsigned int as an hexadecimal string on TTY0 |
---|
244 | //////////////////////////////////////////////////////////////////////////// |
---|
245 | void boot_putx(unsigned int val) |
---|
246 | { |
---|
247 | static const char HexaTab[] = "0123456789ABCDEF"; |
---|
248 | char buf[11]; |
---|
249 | unsigned int c; |
---|
250 | |
---|
251 | buf[0] = '0'; |
---|
252 | buf[1] = 'x'; |
---|
253 | buf[10] = 0; |
---|
254 | |
---|
255 | for (c = 0; c < 8; c++) |
---|
256 | { |
---|
257 | buf[9 - c] = HexaTab[val & 0xF]; |
---|
258 | val = val >> 4; |
---|
259 | } |
---|
260 | boot_puts(buf); |
---|
261 | } |
---|
262 | |
---|
263 | //////////////////////////////////////////////////////////////////////////// |
---|
264 | // boot_putl() |
---|
265 | // display a 64 bits unsigned long as an hexadecimal string on TTY0 |
---|
266 | //////////////////////////////////////////////////////////////////////////// |
---|
267 | void boot_putl(paddr_t val) |
---|
268 | { |
---|
269 | static const char HexaTab[] = "0123456789ABCDEF"; |
---|
270 | char buf[19]; |
---|
271 | unsigned int c; |
---|
272 | |
---|
273 | buf[0] = '0'; |
---|
274 | buf[1] = 'x'; |
---|
275 | buf[18] = 0; |
---|
276 | |
---|
277 | for (c = 0; c < 16; c++) |
---|
278 | { |
---|
279 | buf[17 - c] = HexaTab[(unsigned int)val & 0xF]; |
---|
280 | val = val >> 4; |
---|
281 | } |
---|
282 | boot_puts(buf); |
---|
283 | } |
---|
284 | |
---|
285 | //////////////////////////////////////////////////////////////////////////// |
---|
286 | // boot_putd() |
---|
287 | // display a 32 bits unsigned int as a decimal string on TTY0 |
---|
288 | //////////////////////////////////////////////////////////////////////////// |
---|
289 | void boot_putd(unsigned int val) |
---|
290 | { |
---|
291 | static const char DecTab[] = "0123456789"; |
---|
292 | char buf[11]; |
---|
293 | unsigned int i; |
---|
294 | unsigned int first; |
---|
295 | |
---|
296 | buf[10] = 0; |
---|
297 | |
---|
298 | for (i = 0; i < 10; i++) |
---|
299 | { |
---|
300 | if ((val != 0) || (i == 0)) |
---|
301 | { |
---|
302 | buf[9 - i] = DecTab[val % 10]; |
---|
303 | first = 9 - i; |
---|
304 | } |
---|
305 | else |
---|
306 | { |
---|
307 | break; |
---|
308 | } |
---|
309 | val /= 10; |
---|
310 | } |
---|
311 | boot_puts(&buf[first]); |
---|
312 | } |
---|
313 | |
---|
314 | ///////////////////////////////////////////////////////////////////////////// |
---|
315 | // mapping_info data structure access functions |
---|
316 | ///////////////////////////////////////////////////////////////////////////// |
---|
317 | inline mapping_cluster_t *boot_get_cluster_base(mapping_header_t * header) |
---|
318 | { |
---|
319 | return (mapping_cluster_t *) ((char *) header + MAPPING_HEADER_SIZE); |
---|
320 | } |
---|
321 | ///////////////////////////////////////////////////////////////////////////// |
---|
322 | inline mapping_pseg_t *boot_get_pseg_base(mapping_header_t * header) |
---|
323 | { |
---|
324 | return (mapping_pseg_t *) ((char *) header + |
---|
325 | MAPPING_HEADER_SIZE + |
---|
326 | MAPPING_CLUSTER_SIZE * header->clusters); |
---|
327 | } |
---|
328 | ///////////////////////////////////////////////////////////////////////////// |
---|
329 | inline mapping_vspace_t *boot_get_vspace_base(mapping_header_t * header) |
---|
330 | { |
---|
331 | return (mapping_vspace_t *) ((char *) header + |
---|
332 | MAPPING_HEADER_SIZE + |
---|
333 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
334 | MAPPING_PSEG_SIZE * header->psegs); |
---|
335 | } |
---|
336 | ///////////////////////////////////////////////////////////////////////////// |
---|
337 | inline mapping_vseg_t *boot_get_vseg_base(mapping_header_t * header) |
---|
338 | { |
---|
339 | return (mapping_vseg_t *) ((char *) header + |
---|
340 | MAPPING_HEADER_SIZE + |
---|
341 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
342 | MAPPING_PSEG_SIZE * header->psegs + |
---|
343 | MAPPING_VSPACE_SIZE * header->vspaces); |
---|
344 | } |
---|
345 | ///////////////////////////////////////////////////////////////////////////// |
---|
346 | inline mapping_vobj_t *boot_get_vobj_base(mapping_header_t * header) |
---|
347 | { |
---|
348 | return (mapping_vobj_t *) ((char *) header + |
---|
349 | MAPPING_HEADER_SIZE + |
---|
350 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
351 | MAPPING_PSEG_SIZE * header->psegs + |
---|
352 | MAPPING_VSPACE_SIZE * header->vspaces + |
---|
353 | MAPPING_VSEG_SIZE * header->vsegs); |
---|
354 | } |
---|
355 | ///////////////////////////////////////////////////////////////////////////// |
---|
356 | inline mapping_task_t *boot_get_task_base(mapping_header_t * header) |
---|
357 | { |
---|
358 | return (mapping_task_t *) ((char *) header + |
---|
359 | MAPPING_HEADER_SIZE + |
---|
360 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
361 | MAPPING_PSEG_SIZE * header->psegs + |
---|
362 | MAPPING_VSPACE_SIZE * header->vspaces + |
---|
363 | MAPPING_VSEG_SIZE * header->vsegs + |
---|
364 | MAPPING_VOBJ_SIZE * header->vobjs); |
---|
365 | } |
---|
366 | ///////////////////////////////////////////////////////////////////////////// |
---|
367 | inline mapping_proc_t *boot_get_proc_base(mapping_header_t * header) |
---|
368 | { |
---|
369 | return (mapping_proc_t *) ((char *) header + |
---|
370 | MAPPING_HEADER_SIZE + |
---|
371 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
372 | MAPPING_PSEG_SIZE * header->psegs + |
---|
373 | MAPPING_VSPACE_SIZE * header->vspaces + |
---|
374 | MAPPING_VSEG_SIZE * header->vsegs + |
---|
375 | MAPPING_VOBJ_SIZE * header->vobjs + |
---|
376 | MAPPING_TASK_SIZE * header->tasks); |
---|
377 | } |
---|
378 | ///////////////////////////////////////////////////////////////////////////// |
---|
379 | inline mapping_irq_t *boot_get_irq_base(mapping_header_t * header) |
---|
380 | { |
---|
381 | return (mapping_irq_t *) ((char *) header + |
---|
382 | MAPPING_HEADER_SIZE + |
---|
383 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
384 | MAPPING_PSEG_SIZE * header->psegs + |
---|
385 | MAPPING_VSPACE_SIZE * header->vspaces + |
---|
386 | MAPPING_VSEG_SIZE * header->vsegs + |
---|
387 | MAPPING_VOBJ_SIZE * header->vobjs + |
---|
388 | MAPPING_TASK_SIZE * header->tasks + |
---|
389 | MAPPING_PROC_SIZE * header->procs); |
---|
390 | } |
---|
391 | ///////////////////////////////////////////////////////////////////////////// |
---|
392 | inline mapping_coproc_t *boot_get_coproc_base(mapping_header_t * header) |
---|
393 | { |
---|
394 | return (mapping_coproc_t *) ((char *) header + |
---|
395 | MAPPING_HEADER_SIZE + |
---|
396 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
397 | MAPPING_PSEG_SIZE * header->psegs + |
---|
398 | MAPPING_VSPACE_SIZE * header->vspaces + |
---|
399 | MAPPING_VOBJ_SIZE * header->vobjs + |
---|
400 | MAPPING_VSEG_SIZE * header->vsegs + |
---|
401 | MAPPING_TASK_SIZE * header->tasks + |
---|
402 | MAPPING_PROC_SIZE * header->procs + |
---|
403 | MAPPING_IRQ_SIZE * header->irqs); |
---|
404 | } |
---|
405 | /////////////////////////////////////////////////////////////////////////////////// |
---|
406 | inline mapping_cp_port_t *boot_get_cp_port_base(mapping_header_t * header) |
---|
407 | { |
---|
408 | return (mapping_cp_port_t *) ((char *) header + |
---|
409 | MAPPING_HEADER_SIZE + |
---|
410 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
411 | MAPPING_PSEG_SIZE * header->psegs + |
---|
412 | MAPPING_VSPACE_SIZE * header->vspaces + |
---|
413 | MAPPING_VOBJ_SIZE * header->vobjs + |
---|
414 | MAPPING_VSEG_SIZE * header->vsegs + |
---|
415 | MAPPING_TASK_SIZE * header->tasks + |
---|
416 | MAPPING_PROC_SIZE * header->procs + |
---|
417 | MAPPING_IRQ_SIZE * header->irqs + |
---|
418 | MAPPING_COPROC_SIZE * header->coprocs); |
---|
419 | } |
---|
420 | /////////////////////////////////////////////////////////////////////////////////// |
---|
421 | inline mapping_periph_t *boot_get_periph_base(mapping_header_t * header) |
---|
422 | { |
---|
423 | return (mapping_periph_t *) ((char *) header + |
---|
424 | MAPPING_HEADER_SIZE + |
---|
425 | MAPPING_CLUSTER_SIZE * header->clusters + |
---|
426 | MAPPING_PSEG_SIZE * header->psegs + |
---|
427 | MAPPING_VSPACE_SIZE * header->vspaces + |
---|
428 | MAPPING_VOBJ_SIZE * header->vobjs + |
---|
429 | MAPPING_VSEG_SIZE * header->vsegs + |
---|
430 | MAPPING_TASK_SIZE * header->tasks + |
---|
431 | MAPPING_PROC_SIZE * header->procs + |
---|
432 | MAPPING_IRQ_SIZE * header->irqs + |
---|
433 | MAPPING_COPROC_SIZE * header->coprocs + |
---|
434 | MAPPING_CP_PORT_SIZE * header->cp_ports); |
---|
435 | } |
---|
436 | |
---|
437 | ////////////////////////////////////////////////////////////////////////////// |
---|
438 | // boot_pseg_get() |
---|
439 | // This function returns the pointer on a physical segment |
---|
440 | // identified by the pseg index. |
---|
441 | ////////////////////////////////////////////////////////////////////////////// |
---|
442 | mapping_pseg_t *boot_pseg_get(unsigned int seg_id) |
---|
443 | { |
---|
444 | mapping_header_t * header = (mapping_header_t *) & seg_mapping_base; |
---|
445 | mapping_pseg_t * pseg = boot_get_pseg_base(header); |
---|
446 | |
---|
447 | // checking argument |
---|
448 | if (seg_id >= header->psegs) |
---|
449 | { |
---|
450 | boot_puts("\n[BOOT ERROR] : seg_id argument too large\n"); |
---|
451 | boot_puts(" in function boot_pseg_get()\n"); |
---|
452 | boot_exit(); |
---|
453 | } |
---|
454 | |
---|
455 | return &pseg[seg_id]; |
---|
456 | } |
---|
457 | |
---|
458 | ////////////////////////////////////////////////////////////////////////////// |
---|
459 | // boot_add_pte() |
---|
460 | // This function registers a new PTE in the page table defined |
---|
461 | // by the vspace_id argument, and updates both PT1 and PT2. |
---|
462 | // A new PT2 is used when required. |
---|
463 | // As the set of PT2s is implemented as a fixed size array (no dynamic |
---|
464 | // allocation), this function checks a possible overflow of the PT2 array. |
---|
465 | ////////////////////////////////////////////////////////////////////////////// |
---|
466 | void boot_add_pte(unsigned int vspace_id, |
---|
467 | unsigned int vpn, |
---|
468 | unsigned int flags, |
---|
469 | unsigned int ppn, |
---|
470 | unsigned int verbose) |
---|
471 | { |
---|
472 | unsigned int ix1; |
---|
473 | unsigned int ix2; |
---|
474 | paddr_t pt1_pbase; // PT1 physical base address |
---|
475 | paddr_t pt2_pbase; // PT2 physical base address |
---|
476 | paddr_t pte_paddr; // PTE physucal address |
---|
477 | unsigned int pt2_id; // PT2 index |
---|
478 | unsigned int ptd; // PTD : entry in PT1 |
---|
479 | unsigned int max_pt2; // max number of PT2s for a given vspace |
---|
480 | |
---|
481 | ix1 = vpn >> 9; // 11 bits |
---|
482 | ix2 = vpn & 0x1FF; // 9 bits |
---|
483 | |
---|
484 | // check that the boot_max_pt2[vspace_id] has been set |
---|
485 | max_pt2 = boot_max_pt2[vspace_id]; |
---|
486 | |
---|
487 | if (max_pt2 == 0) |
---|
488 | { |
---|
489 | boot_puts("Undefined page table for vspace "); |
---|
490 | boot_putd(vspace_id); |
---|
491 | boot_puts("\n"); |
---|
492 | boot_exit(); |
---|
493 | } |
---|
494 | |
---|
495 | |
---|
496 | // get page table physical base address |
---|
497 | pt1_pbase = boot_ptabs_paddr[vspace_id]; |
---|
498 | |
---|
499 | // get ptd in PT1 |
---|
500 | ptd = boot_physical_read(pt1_pbase + 4 * ix1); |
---|
501 | |
---|
502 | if ((ptd & PTE_V) == 0) // invalid PTD: compute PT2 base address, |
---|
503 | // and set a new PTD in PT1 |
---|
504 | { |
---|
505 | pt2_id = boot_next_free_pt2[vspace_id]; |
---|
506 | if (pt2_id == max_pt2) |
---|
507 | { |
---|
508 | boot_puts("\n[BOOT ERROR] in boot_add_pte() function\n"); |
---|
509 | boot_puts("the length of the ptab vobj is too small\n"); |
---|
510 | |
---|
511 | boot_puts(" max_pt2 = "); |
---|
512 | boot_putd( max_pt2 ); |
---|
513 | boot_puts("\n"); |
---|
514 | boot_puts(" pt2_id = "); |
---|
515 | boot_putd( pt2_id ); |
---|
516 | boot_puts("\n"); |
---|
517 | |
---|
518 | boot_exit(); |
---|
519 | } |
---|
520 | else |
---|
521 | { |
---|
522 | pt2_pbase = pt1_pbase + PT1_SIZE + PT2_SIZE * pt2_id; |
---|
523 | ptd = PTE_V | PTE_T | (unsigned int) (pt2_pbase >> 12); |
---|
524 | boot_physical_write( pt1_pbase + 4 * ix1, ptd); |
---|
525 | boot_next_free_pt2[vspace_id] = pt2_id + 1; |
---|
526 | } |
---|
527 | } |
---|
528 | else // valid PTD: compute PT2 base address |
---|
529 | { |
---|
530 | pt2_pbase = ((paddr_t)(ptd & 0x0FFFFFFF)) << 12; |
---|
531 | } |
---|
532 | |
---|
533 | // set PTE in PT2 : flags & PPN in two 32 bits words |
---|
534 | pte_paddr = pt2_pbase + 8 * ix2; |
---|
535 | boot_physical_write(pte_paddr , flags); |
---|
536 | boot_physical_write(pte_paddr + 4, ppn); |
---|
537 | |
---|
538 | if (verbose) |
---|
539 | { |
---|
540 | boot_puts(" / pt1_pbase = "); |
---|
541 | boot_putl( pt1_pbase ); |
---|
542 | boot_puts(" / ptd = "); |
---|
543 | boot_putl( ptd ); |
---|
544 | boot_puts(" / pt2_pbase = "); |
---|
545 | boot_putl( pt2_pbase ); |
---|
546 | boot_puts(" / pte_paddr = "); |
---|
547 | boot_putl( pte_paddr ); |
---|
548 | boot_puts(" / ppn = "); |
---|
549 | boot_putx( ppn ); |
---|
550 | boot_puts("/\n"); |
---|
551 | } |
---|
552 | |
---|
553 | } // end boot_add_pte() |
---|
554 | |
---|
555 | |
---|
556 | ///////////////////////////////////////////////////////////////////// |
---|
557 | // This function build the page table for a given vspace. |
---|
558 | // The physical base addresses for all vsegs (global and private) |
---|
559 | // must have been previously computed and stored in the mapping. |
---|
560 | // It initializes the MWMR channels. |
---|
561 | ///////////////////////////////////////////////////////////////////// |
---|
562 | void boot_vspace_pt_build(unsigned int vspace_id) |
---|
563 | { |
---|
564 | unsigned int vseg_id; |
---|
565 | unsigned int npages; |
---|
566 | unsigned int ppn; |
---|
567 | unsigned int vpn; |
---|
568 | unsigned int flags; |
---|
569 | unsigned int page_id; |
---|
570 | unsigned int verbose = 0; // can be used to activate trace in add_pte() |
---|
571 | |
---|
572 | mapping_header_t * header = (mapping_header_t *) & seg_mapping_base; |
---|
573 | mapping_vspace_t * vspace = boot_get_vspace_base(header); |
---|
574 | mapping_vseg_t * vseg = boot_get_vseg_base(header); |
---|
575 | |
---|
576 | // private segments |
---|
577 | for (vseg_id = vspace[vspace_id].vseg_offset; |
---|
578 | vseg_id < (vspace[vspace_id].vseg_offset + vspace[vspace_id].vsegs); |
---|
579 | vseg_id++) |
---|
580 | { |
---|
581 | vpn = vseg[vseg_id].vbase >> 12; |
---|
582 | ppn = (unsigned int) (vseg[vseg_id].pbase >> 12); |
---|
583 | |
---|
584 | npages = vseg[vseg_id].length >> 12; |
---|
585 | if ((vseg[vseg_id].length & 0xFFF) != 0) npages++; |
---|
586 | |
---|
587 | flags = PTE_V; |
---|
588 | if (vseg[vseg_id].mode & C_MODE_MASK) flags = flags | PTE_C; |
---|
589 | if (vseg[vseg_id].mode & X_MODE_MASK) flags = flags | PTE_X; |
---|
590 | if (vseg[vseg_id].mode & W_MODE_MASK) flags = flags | PTE_W; |
---|
591 | if (vseg[vseg_id].mode & U_MODE_MASK) flags = flags | PTE_U; |
---|
592 | |
---|
593 | #if BOOT_DEBUG_PT |
---|
594 | boot_puts(vseg[vseg_id].name); |
---|
595 | boot_puts(" : flags = "); |
---|
596 | boot_putx(flags); |
---|
597 | boot_puts(" / npages = "); |
---|
598 | boot_putd(npages); |
---|
599 | boot_puts(" / pbase = "); |
---|
600 | boot_putl(vseg[vseg_id].pbase); |
---|
601 | boot_puts("\n"); |
---|
602 | #endif |
---|
603 | // loop on 4K pages |
---|
604 | for (page_id = 0; page_id < npages; page_id++) |
---|
605 | { |
---|
606 | boot_add_pte(vspace_id, vpn, flags, ppn, verbose); |
---|
607 | vpn++; |
---|
608 | ppn++; |
---|
609 | } |
---|
610 | } |
---|
611 | |
---|
612 | // global segments |
---|
613 | for (vseg_id = 0; vseg_id < header->globals; vseg_id++) |
---|
614 | { |
---|
615 | vpn = vseg[vseg_id].vbase >> 12; |
---|
616 | ppn = (unsigned int)(vseg[vseg_id].pbase >> 12); |
---|
617 | npages = vseg[vseg_id].length >> 12; |
---|
618 | if ((vseg[vseg_id].length & 0xFFF) != 0) npages++; |
---|
619 | |
---|
620 | flags = PTE_V; |
---|
621 | if (vseg[vseg_id].mode & C_MODE_MASK) flags = flags | PTE_C; |
---|
622 | if (vseg[vseg_id].mode & X_MODE_MASK) flags = flags | PTE_X; |
---|
623 | if (vseg[vseg_id].mode & W_MODE_MASK) flags = flags | PTE_W; |
---|
624 | if (vseg[vseg_id].mode & U_MODE_MASK) flags = flags | PTE_U; |
---|
625 | |
---|
626 | #if BOOT_DEBUG_PT |
---|
627 | boot_puts(vseg[vseg_id].name); |
---|
628 | boot_puts(" : flags = "); |
---|
629 | boot_putx(flags); |
---|
630 | boot_puts(" / npages = "); |
---|
631 | boot_putd(npages); |
---|
632 | boot_puts(" / pbase = "); |
---|
633 | boot_putl(vseg[vseg_id].pbase); |
---|
634 | boot_puts("\n"); |
---|
635 | #endif |
---|
636 | // loop on 4K pages |
---|
637 | for (page_id = 0; page_id < npages; page_id++) |
---|
638 | { |
---|
639 | boot_add_pte(vspace_id, vpn, flags, ppn, verbose); |
---|
640 | vpn++; |
---|
641 | ppn++; |
---|
642 | } |
---|
643 | } |
---|
644 | } // end boot_vspace_pt_build() |
---|
645 | |
---|
646 | |
---|
647 | /////////////////////////////////////////////////////////////////////////// |
---|
648 | // Align the value of paddr or vaddr to the required alignement, |
---|
649 | // defined by alignPow2 == L2(alignement). |
---|
650 | /////////////////////////////////////////////////////////////////////////// |
---|
651 | paddr_t paddr_align_to(paddr_t paddr, unsigned int alignPow2) |
---|
652 | { |
---|
653 | paddr_t mask = (1 << alignPow2) - 1; |
---|
654 | return ((paddr + mask) & ~mask); |
---|
655 | } |
---|
656 | |
---|
657 | unsigned int vaddr_align_to(unsigned int vaddr, unsigned int alignPow2) |
---|
658 | { |
---|
659 | unsigned int mask = (1 << alignPow2) - 1; |
---|
660 | return ((vaddr + mask) & ~mask); |
---|
661 | } |
---|
662 | |
---|
663 | /////////////////////////////////////////////////////////////////////////// |
---|
664 | // This function computes the physical base address for a vseg |
---|
665 | // as specified in the mapping info data structure. |
---|
666 | // It updates the pbase and the length fields of the vseg. |
---|
667 | // It updates the pbase and vbase fields of all vobjs in the vseg. |
---|
668 | // It updates the next_base field of the pseg, and checks overflow. |
---|
669 | // It updates the boot_ptabs_paddr[] and boot_ptabs_vaddr[] arrays. |
---|
670 | // It is a global vseg if vspace_id = (-1). |
---|
671 | /////////////////////////////////////////////////////////////////////////// |
---|
672 | void boot_vseg_map(mapping_vseg_t * vseg, unsigned int vspace_id) |
---|
673 | { |
---|
674 | unsigned int vobj_id; |
---|
675 | unsigned int cur_vaddr; |
---|
676 | paddr_t cur_paddr; |
---|
677 | unsigned int offset; |
---|
678 | |
---|
679 | mapping_header_t * header = (mapping_header_t *) & seg_mapping_base; |
---|
680 | mapping_vobj_t * vobj = boot_get_vobj_base(header); |
---|
681 | |
---|
682 | // get physical segment pointer |
---|
683 | mapping_pseg_t* pseg = boot_pseg_get(vseg->psegid); |
---|
684 | |
---|
685 | // compute vseg physical base address |
---|
686 | if (vseg->ident != 0) // identity mapping required |
---|
687 | { |
---|
688 | vseg->pbase = vseg->vbase; |
---|
689 | } |
---|
690 | else // unconstrained mapping |
---|
691 | { |
---|
692 | vseg->pbase = pseg->next_base; |
---|
693 | |
---|
694 | // test alignment constraint |
---|
695 | if (vobj[vseg->vobj_offset].align) |
---|
696 | { |
---|
697 | vseg->pbase = paddr_align_to(vseg->pbase, vobj[vseg->vobj_offset].align); |
---|
698 | } |
---|
699 | } |
---|
700 | |
---|
701 | // loop on vobjs contained in vseg to : |
---|
702 | // (1) computes the length of the vseg, |
---|
703 | // (2) initialize the vaddr and paddr fields of all vobjs, |
---|
704 | // (3) initialize the page table pointers arrays |
---|
705 | |
---|
706 | cur_vaddr = vseg->vbase; |
---|
707 | cur_paddr = vseg->pbase; |
---|
708 | |
---|
709 | for (vobj_id = vseg->vobj_offset; |
---|
710 | vobj_id < (vseg->vobj_offset + vseg->vobjs); vobj_id++) |
---|
711 | { |
---|
712 | if (vobj[vobj_id].align) |
---|
713 | { |
---|
714 | cur_paddr = paddr_align_to(cur_paddr, vobj[vobj_id].align); |
---|
715 | cur_vaddr = vaddr_align_to(cur_vaddr, vobj[vobj_id].align); |
---|
716 | } |
---|
717 | // set vaddr/paddr for current vobj |
---|
718 | vobj[vobj_id].vaddr = cur_vaddr; |
---|
719 | vobj[vobj_id].paddr = cur_paddr; |
---|
720 | |
---|
721 | // initialize boot_ptabs_vaddr[] & boot_ptabs-paddr[] if PTAB |
---|
722 | if (vobj[vobj_id].type == VOBJ_TYPE_PTAB) |
---|
723 | { |
---|
724 | if (vspace_id == ((unsigned int) -1)) // global vseg |
---|
725 | { |
---|
726 | boot_puts("\n[BOOT ERROR] in boot_vseg_map() function: "); |
---|
727 | boot_puts("a PTAB vobj cannot be global"); |
---|
728 | boot_exit(); |
---|
729 | } |
---|
730 | // we need at least one PT2 |
---|
731 | if (vobj[vobj_id].length < (PT1_SIZE + PT2_SIZE)) |
---|
732 | { |
---|
733 | boot_puts("\n[BOOT ERROR] in boot_vseg_map() function, "); |
---|
734 | boot_puts("PTAB too small, minumum size is: "); |
---|
735 | boot_putx(PT1_SIZE + PT2_SIZE); |
---|
736 | boot_exit(); |
---|
737 | } |
---|
738 | // register both physical and virtual page table address |
---|
739 | boot_ptabs_vaddr[vspace_id] = vobj[vobj_id].vaddr; |
---|
740 | boot_ptabs_paddr[vspace_id] = vobj[vobj_id].paddr; |
---|
741 | |
---|
742 | // reset all valid bits in PT1 |
---|
743 | for ( offset = 0 ; offset < 8192 ; offset = offset + 4) |
---|
744 | { |
---|
745 | boot_physical_write(cur_paddr + offset, 0); |
---|
746 | } |
---|
747 | |
---|
748 | // computing the number of second level pages |
---|
749 | boot_max_pt2[vspace_id] = (vobj[vobj_id].length - PT1_SIZE) / PT2_SIZE; |
---|
750 | } |
---|
751 | |
---|
752 | // set next vaddr/paddr |
---|
753 | cur_vaddr = cur_vaddr + vobj[vobj_id].length; |
---|
754 | cur_paddr = cur_paddr + vobj[vobj_id].length; |
---|
755 | } // end for vobjs |
---|
756 | |
---|
757 | //set the vseg length |
---|
758 | vseg->length = vaddr_align_to((unsigned int)(cur_paddr - vseg->pbase), 12); |
---|
759 | |
---|
760 | // checking pseg overflow |
---|
761 | if ((vseg->pbase < pseg->base) || |
---|
762 | ((vseg->pbase + vseg->length) > (pseg->base + pseg->length))) |
---|
763 | { |
---|
764 | boot_puts("\n[BOOT ERROR] in boot_vseg_map() function\n"); |
---|
765 | boot_puts("impossible mapping for virtual segment: "); |
---|
766 | boot_puts(vseg->name); |
---|
767 | boot_puts("\n"); |
---|
768 | boot_puts("vseg pbase = "); |
---|
769 | boot_putl(vseg->pbase); |
---|
770 | boot_puts("\n"); |
---|
771 | boot_puts("vseg length = "); |
---|
772 | boot_putx(vseg->length); |
---|
773 | boot_puts("\n"); |
---|
774 | boot_puts("pseg pbase = "); |
---|
775 | boot_putl(pseg->base); |
---|
776 | boot_puts("\n"); |
---|
777 | boot_puts("pseg length = "); |
---|
778 | boot_putl(pseg->length); |
---|
779 | boot_puts("\n"); |
---|
780 | boot_exit(); |
---|
781 | } |
---|
782 | |
---|
783 | #if BOOT_DEBUG_PT |
---|
784 | boot_puts(vseg->name); |
---|
785 | boot_puts(" : len = "); |
---|
786 | boot_putx(vseg->length); |
---|
787 | boot_puts(" / vbase = "); |
---|
788 | boot_putx(vseg->vbase); |
---|
789 | boot_puts(" / pbase = "); |
---|
790 | boot_putl(vseg->pbase); |
---|
791 | boot_puts("\n"); |
---|
792 | #endif |
---|
793 | |
---|
794 | // set the next_base field in pseg when it's a RAM |
---|
795 | if ( pseg->type == PSEG_TYPE_RAM ) |
---|
796 | { |
---|
797 | pseg->next_base = vseg->pbase + vseg->length; |
---|
798 | } |
---|
799 | } // end boot_vseg_map() |
---|
800 | |
---|
801 | ///////////////////////////////////////////////////////////////////// |
---|
802 | // This function checks consistence beween the mapping_info data |
---|
803 | // structure (soft), and the giet_config file (hard). |
---|
804 | ///////////////////////////////////////////////////////////////////// |
---|
805 | void boot_check_mapping() |
---|
806 | { |
---|
807 | mapping_header_t * header = (mapping_header_t *) & seg_mapping_base; |
---|
808 | mapping_cluster_t * cluster = boot_get_cluster_base(header); |
---|
809 | mapping_periph_t * periph = boot_get_periph_base(header); |
---|
810 | |
---|
811 | // checking mapping availability |
---|
812 | if (header->signature != IN_MAPPING_SIGNATURE) |
---|
813 | { |
---|
814 | boot_puts("\n[BOOT ERROR] Illegal mapping signature: "); |
---|
815 | boot_putx(header->signature); |
---|
816 | boot_puts("\n"); |
---|
817 | boot_exit(); |
---|
818 | } |
---|
819 | // checking number of clusters |
---|
820 | if (header->clusters != NB_CLUSTERS) |
---|
821 | { |
---|
822 | boot_puts("\n[BOOT ERROR] Incoherent NB_CLUSTERS"); |
---|
823 | boot_puts("\n - In giet_config, value = "); |
---|
824 | boot_putd(NB_CLUSTERS); |
---|
825 | boot_puts("\n - In mapping_info, value = "); |
---|
826 | boot_putd(header->clusters); |
---|
827 | boot_puts("\n"); |
---|
828 | boot_exit(); |
---|
829 | } |
---|
830 | // checking number of virtual spaces |
---|
831 | if (header->vspaces > GIET_NB_VSPACE_MAX) |
---|
832 | { |
---|
833 | boot_puts("\n[BOOT ERROR] : number of vspaces > GIET_NB_VSPACE_MAX\n"); |
---|
834 | boot_puts("\n"); |
---|
835 | boot_exit(); |
---|
836 | } |
---|
837 | // checking hardware |
---|
838 | unsigned int periph_id; |
---|
839 | unsigned int cluster_id; |
---|
840 | unsigned int tty_found = 0; |
---|
841 | unsigned int nic_found = 0; |
---|
842 | for (cluster_id = 0; cluster_id < NB_CLUSTERS; cluster_id++) |
---|
843 | { |
---|
844 | // NB_PROCS_MAX |
---|
845 | if (cluster[cluster_id].procs > NB_PROCS_MAX) |
---|
846 | { |
---|
847 | boot_puts("\n[BOOT ERROR] too many processors in cluster "); |
---|
848 | boot_putd(cluster_id); |
---|
849 | boot_puts(" : procs = "); |
---|
850 | boot_putd(cluster[cluster_id].procs); |
---|
851 | boot_puts("\n"); |
---|
852 | boot_exit(); |
---|
853 | } |
---|
854 | |
---|
855 | for (periph_id = cluster[cluster_id].periph_offset; |
---|
856 | periph_id < cluster[cluster_id].periph_offset + cluster[cluster_id].periphs; |
---|
857 | periph_id++) |
---|
858 | { |
---|
859 | // NB_TTY_CHANNELS |
---|
860 | if (periph[periph_id].type == PERIPH_TYPE_TTY) |
---|
861 | { |
---|
862 | if (tty_found) |
---|
863 | { |
---|
864 | boot_puts("\n[BOOT ERROR] TTY component should not be replicated\n"); |
---|
865 | boot_exit(); |
---|
866 | } |
---|
867 | if (periph[periph_id].channels > NB_TTY_CHANNELS) |
---|
868 | { |
---|
869 | boot_puts("\n[BOOT ERROR] Wrong NB_TTY_CHANNELS in cluster "); |
---|
870 | boot_putd(cluster_id); |
---|
871 | boot_puts(" : ttys = "); |
---|
872 | boot_putd(periph[periph_id].channels); |
---|
873 | boot_puts("\n"); |
---|
874 | boot_exit(); |
---|
875 | } |
---|
876 | tty_found = 1; |
---|
877 | } |
---|
878 | // NB_NIC_CHANNELS |
---|
879 | if (periph[periph_id].type == PERIPH_TYPE_NIC) |
---|
880 | { |
---|
881 | if (nic_found) |
---|
882 | { |
---|
883 | boot_puts("\n[BOOT ERROR] NIC component should not be replicated\n"); |
---|
884 | boot_exit(); |
---|
885 | } |
---|
886 | if (periph[periph_id].channels != NB_NIC_CHANNELS) |
---|
887 | { |
---|
888 | boot_puts("\n[BOOT ERROR] Wrong NB_NIC_CHANNELS in cluster "); |
---|
889 | boot_putd(cluster_id); |
---|
890 | boot_puts(" : nics = "); |
---|
891 | boot_putd(periph[periph_id].channels); |
---|
892 | boot_puts("\n"); |
---|
893 | boot_exit(); |
---|
894 | } |
---|
895 | nic_found = 1; |
---|
896 | } |
---|
897 | // NB_TIMERS |
---|
898 | if (periph[periph_id].type == PERIPH_TYPE_TIM) |
---|
899 | { |
---|
900 | if (periph[periph_id].channels > NB_TIM_CHANNELS) |
---|
901 | { |
---|
902 | boot_puts("\n[BOOT ERROR] Too much user timers in cluster "); |
---|
903 | boot_putd(cluster_id); |
---|
904 | boot_puts(" : timers = "); |
---|
905 | boot_putd(periph[periph_id].channels); |
---|
906 | boot_puts("\n"); |
---|
907 | boot_exit(); |
---|
908 | } |
---|
909 | } |
---|
910 | // NB_DMAS |
---|
911 | if (periph[periph_id].type == PERIPH_TYPE_DMA) |
---|
912 | { |
---|
913 | if (periph[periph_id].channels > NB_DMA_CHANNELS) |
---|
914 | { |
---|
915 | boot_puts("\n[BOOT ERROR] Too much DMA channels in cluster "); |
---|
916 | boot_putd(cluster_id); |
---|
917 | boot_puts(" : channels = "); |
---|
918 | boot_putd(periph[periph_id].channels); |
---|
919 | boot_puts(" - NB_DMA_CHANNELS : "); |
---|
920 | boot_putd(NB_DMA_CHANNELS); |
---|
921 | boot_puts("\n"); |
---|
922 | boot_exit(); |
---|
923 | } |
---|
924 | } |
---|
925 | } // end for periphs |
---|
926 | } // end for clusters |
---|
927 | } // end boot_check_mapping() |
---|
928 | |
---|
929 | ///////////////////////////////////////////////////////////////////// |
---|
930 | // This function initialises the physical pages table allocators |
---|
931 | // for all psegs (i.e. next_base field of the pseg). |
---|
932 | ///////////////////////////////////////////////////////////////////// |
---|
933 | void boot_psegs_init() |
---|
934 | { |
---|
935 | mapping_header_t* header = (mapping_header_t *) &seg_mapping_base; |
---|
936 | mapping_cluster_t* cluster = boot_get_cluster_base(header); |
---|
937 | mapping_pseg_t* pseg = boot_get_pseg_base(header); |
---|
938 | |
---|
939 | unsigned int cluster_id; |
---|
940 | unsigned int pseg_id; |
---|
941 | |
---|
942 | #if BOOT_DEBUG_PT |
---|
943 | boot_puts ("\n[BOOT DEBUG] ****** psegs allocators initialisation ******\n"); |
---|
944 | #endif |
---|
945 | |
---|
946 | for (cluster_id = 0; cluster_id < header->clusters; cluster_id++) |
---|
947 | { |
---|
948 | if (cluster[cluster_id].procs > NB_PROCS_MAX) |
---|
949 | { |
---|
950 | boot_puts("\n[BOOT ERROR] The number of processors in cluster "); |
---|
951 | boot_putd(cluster_id); |
---|
952 | boot_puts(" is larger than NB_PROCS_MAX \n"); |
---|
953 | boot_exit(); |
---|
954 | } |
---|
955 | |
---|
956 | for (pseg_id = cluster[cluster_id].pseg_offset; |
---|
957 | pseg_id < cluster[cluster_id].pseg_offset + cluster[cluster_id].psegs; |
---|
958 | pseg_id++) |
---|
959 | { |
---|
960 | pseg[pseg_id].next_base = pseg[pseg_id].base; |
---|
961 | |
---|
962 | #if BOOT_DEBUG_PT |
---|
963 | boot_puts("cluster "); |
---|
964 | boot_putd(cluster_id); |
---|
965 | boot_puts(" / pseg "); |
---|
966 | boot_puts(pseg[pseg_id].name); |
---|
967 | boot_puts(" : next_base = "); |
---|
968 | boot_putl(pseg[pseg_id].next_base); |
---|
969 | boot_puts("\n"); |
---|
970 | #endif |
---|
971 | } |
---|
972 | } |
---|
973 | } // end boot_psegs_init() |
---|
974 | |
---|
975 | ///////////////////////////////////////////////////////////////////// |
---|
976 | // This function builds the page tables for all virtual spaces |
---|
977 | // defined in the mapping_info data structure, in three steps: |
---|
978 | // - step 1 : It computes the physical base address for global vsegs |
---|
979 | // and for all associated vobjs. |
---|
980 | // - step 2 : It computes the physical base address for all private |
---|
981 | // vsegs and all vobjs in each virtual space. |
---|
982 | // - step 3 : It actually fill the page table for each vspace. |
---|
983 | ///////////////////////////////////////////////////////////////////// |
---|
984 | void boot_pt_init() |
---|
985 | { |
---|
986 | mapping_header_t * header = (mapping_header_t *) &seg_mapping_base; |
---|
987 | mapping_vspace_t * vspace = boot_get_vspace_base(header); |
---|
988 | mapping_vseg_t * vseg = boot_get_vseg_base(header); |
---|
989 | |
---|
990 | unsigned int vspace_id; |
---|
991 | unsigned int vseg_id; |
---|
992 | |
---|
993 | #if BOOT_DEBUG_PT |
---|
994 | boot_puts("\n[BOOT DEBUG] ****** mapping global vsegs ******\n"); |
---|
995 | #endif |
---|
996 | |
---|
997 | // step 1 : loop on virtual spaces to map global vsegs |
---|
998 | for (vseg_id = 0; vseg_id < header->globals; vseg_id++) |
---|
999 | { |
---|
1000 | boot_vseg_map(&vseg[vseg_id], ((unsigned int) (-1))); |
---|
1001 | } |
---|
1002 | |
---|
1003 | // step 2 : loop on virtual vspaces to map private vsegs |
---|
1004 | for (vspace_id = 0; vspace_id < header->vspaces; vspace_id++) |
---|
1005 | { |
---|
1006 | |
---|
1007 | #if BOOT_DEBUG_PT |
---|
1008 | boot_puts("\n[BOOT DEBUG] ****** mapping private vsegs in vspace "); |
---|
1009 | boot_puts(vspace[vspace_id].name); |
---|
1010 | boot_puts(" ******\n"); |
---|
1011 | #endif |
---|
1012 | |
---|
1013 | for (vseg_id = vspace[vspace_id].vseg_offset; |
---|
1014 | vseg_id < (vspace[vspace_id].vseg_offset + vspace[vspace_id].vsegs); |
---|
1015 | vseg_id++) |
---|
1016 | { |
---|
1017 | boot_vseg_map(&vseg[vseg_id], vspace_id); |
---|
1018 | } |
---|
1019 | } |
---|
1020 | |
---|
1021 | // step 3 : loop on the vspaces to build the page tables |
---|
1022 | for (vspace_id = 0; vspace_id < header->vspaces; vspace_id++) |
---|
1023 | { |
---|
1024 | #if BOOT_DEBUG_PT |
---|
1025 | boot_puts("\n[BOOT DEBUG] ****** building page table for vspace "); |
---|
1026 | boot_puts(vspace[vspace_id].name); |
---|
1027 | boot_puts(" ******\n"); |
---|
1028 | #endif |
---|
1029 | boot_vspace_pt_build(vspace_id); |
---|
1030 | |
---|
1031 | #if BOOT_DEBUG_PT |
---|
1032 | boot_puts("\n>>> page table physical address = "); |
---|
1033 | boot_putl(boot_ptabs_paddr[vspace_id]); |
---|
1034 | boot_puts(", number of PT2 = "); |
---|
1035 | boot_putd((unsigned int) boot_max_pt2[vspace_id]); |
---|
1036 | boot_puts("\n"); |
---|
1037 | #endif |
---|
1038 | } |
---|
1039 | } // end boot_pt_init() |
---|
1040 | |
---|
1041 | /////////////////////////////////////////////////////////////////////////////// |
---|
1042 | // This function initializes all private vobjs defined in the vspaces, |
---|
1043 | // such as mwmr channels, barriers and locks, because these vobjs |
---|
1044 | // are not known, and not initialized by the compiler. |
---|
1045 | // Warning : The MMU is supposed to be activated... |
---|
1046 | /////////////////////////////////////////////////////////////////////////////// |
---|
1047 | void boot_vobjs_init() |
---|
1048 | { |
---|
1049 | mapping_header_t* header = (mapping_header_t *) & seg_mapping_base; |
---|
1050 | mapping_vspace_t* vspace = boot_get_vspace_base(header); |
---|
1051 | mapping_vobj_t* vobj = boot_get_vobj_base(header); |
---|
1052 | |
---|
1053 | unsigned int vspace_id; |
---|
1054 | unsigned int vobj_id; |
---|
1055 | |
---|
1056 | // loop on the vspaces |
---|
1057 | for (vspace_id = 0; vspace_id < header->vspaces; vspace_id++) |
---|
1058 | { |
---|
1059 | |
---|
1060 | #if BOOT_DEBUG_VOBJS |
---|
1061 | boot_puts("\n[BOOT DEBUG] ****** vobjs initialisation in vspace "); |
---|
1062 | boot_puts(vspace[vspace_id].name); |
---|
1063 | boot_puts(" ******\n"); |
---|
1064 | #endif |
---|
1065 | |
---|
1066 | unsigned int ptab_found = 0; |
---|
1067 | |
---|
1068 | // loop on the vobjs |
---|
1069 | for (vobj_id = vspace[vspace_id].vobj_offset; |
---|
1070 | vobj_id < (vspace[vspace_id].vobj_offset + vspace[vspace_id].vobjs); |
---|
1071 | vobj_id++) |
---|
1072 | { |
---|
1073 | switch (vobj[vobj_id].type) |
---|
1074 | { |
---|
1075 | case VOBJ_TYPE_MWMR: // storage capacity is (vobj.length/4 - 5) words |
---|
1076 | { |
---|
1077 | mwmr_channel_t* mwmr = (mwmr_channel_t *) (vobj[vobj_id].vaddr); |
---|
1078 | mwmr->ptw = 0; |
---|
1079 | mwmr->ptr = 0; |
---|
1080 | mwmr->sts = 0; |
---|
1081 | mwmr->width = vobj[vobj_id].init; |
---|
1082 | mwmr->depth = (vobj[vobj_id].length >> 2) - 6; |
---|
1083 | mwmr->lock = 0; |
---|
1084 | #if BOOT_DEBUG_VOBJS |
---|
1085 | boot_puts("MWMR : "); |
---|
1086 | boot_puts(vobj[vobj_id].name); |
---|
1087 | boot_puts(" / depth = "); |
---|
1088 | boot_putd(mwmr->depth); |
---|
1089 | boot_puts(" / width = "); |
---|
1090 | boot_putd(mwmr->width); |
---|
1091 | boot_puts("\n"); |
---|
1092 | #endif |
---|
1093 | break; |
---|
1094 | } |
---|
1095 | case VOBJ_TYPE_ELF: // initialisation done by the loader |
---|
1096 | { |
---|
1097 | #if BOOT_DEBUG_VOBJS |
---|
1098 | boot_puts("ELF : "); |
---|
1099 | boot_puts(vobj[vobj_id].name); |
---|
1100 | boot_puts(" / length = "); |
---|
1101 | boot_putx(vobj[vobj_id].length); |
---|
1102 | boot_puts("\n"); |
---|
1103 | #endif |
---|
1104 | break; |
---|
1105 | } |
---|
1106 | case VOBJ_TYPE_BLOB: // initialisation done by the loader |
---|
1107 | { |
---|
1108 | #if BOOT_DEBUG_VOBJS |
---|
1109 | boot_puts("BLOB : "); |
---|
1110 | boot_puts(vobj[vobj_id].name); |
---|
1111 | boot_puts(" / length = "); |
---|
1112 | boot_putx(vobj[vobj_id].length); |
---|
1113 | boot_puts("\n"); |
---|
1114 | #endif |
---|
1115 | break; |
---|
1116 | } |
---|
1117 | case VOBJ_TYPE_BARRIER: // init is the number of participants |
---|
1118 | { |
---|
1119 | giet_barrier_t* barrier = (giet_barrier_t *) (vobj[vobj_id].vaddr); |
---|
1120 | barrier->count = vobj[vobj_id].init; |
---|
1121 | barrier->init = vobj[vobj_id].init; |
---|
1122 | #if BOOT_DEBUG_VOBJS |
---|
1123 | boot_puts("BARRIER : "); |
---|
1124 | boot_puts(vobj[vobj_id].name); |
---|
1125 | boot_puts(" / init_value = "); |
---|
1126 | boot_putd(barrier->init); |
---|
1127 | boot_puts("\n"); |
---|
1128 | #endif |
---|
1129 | break; |
---|
1130 | } |
---|
1131 | case VOBJ_TYPE_LOCK: // init value is "not taken" |
---|
1132 | { |
---|
1133 | unsigned int* lock = (unsigned int *) (vobj[vobj_id].vaddr); |
---|
1134 | *lock = 0; |
---|
1135 | #if BOOT_DEBUG_VOBJS |
---|
1136 | boot_puts("LOCK : "); |
---|
1137 | boot_puts(vobj[vobj_id].name); |
---|
1138 | boot_puts("\n"); |
---|
1139 | #endif |
---|
1140 | break; |
---|
1141 | } |
---|
1142 | case VOBJ_TYPE_BUFFER: // nothing to initialise |
---|
1143 | { |
---|
1144 | #if BOOT_DEBUG_VOBJS |
---|
1145 | boot_puts("BUFFER : "); |
---|
1146 | boot_puts(vobj[vobj_id].name); |
---|
1147 | boot_puts(" / paddr = "); |
---|
1148 | boot_putl(vobj[vobj_id].paddr); |
---|
1149 | boot_puts(" / length = "); |
---|
1150 | boot_putx(vobj[vobj_id].length); |
---|
1151 | boot_puts("\n"); |
---|
1152 | #endif |
---|
1153 | break; |
---|
1154 | } |
---|
1155 | case VOBJ_TYPE_MEMSPACE: |
---|
1156 | { |
---|
1157 | giet_memspace_t* memspace = (giet_memspace_t *) vobj[vobj_id].vaddr; |
---|
1158 | memspace->buffer = (void *) vobj[vobj_id].vaddr + 8; |
---|
1159 | memspace->size = vobj[vobj_id].length - 8; |
---|
1160 | #if BOOT_DEBUG_VOBJS |
---|
1161 | boot_puts("MEMSPACE : "); |
---|
1162 | boot_puts(vobj[vobj_id].name); |
---|
1163 | boot_puts(" / vaddr = "); |
---|
1164 | boot_putx(vobj[vobj_id].vaddr); |
---|
1165 | boot_puts(" / length = "); |
---|
1166 | boot_putx(vobj[vobj_id].length); |
---|
1167 | boot_puts(" / buffer = "); |
---|
1168 | boot_putx((unsigned int)memspace->buffer); |
---|
1169 | boot_puts(" / size = "); |
---|
1170 | boot_putx(memspace->size); |
---|
1171 | boot_puts("\n"); |
---|
1172 | #endif |
---|
1173 | break; |
---|
1174 | } |
---|
1175 | case VOBJ_TYPE_PTAB: // nothing to initialize |
---|
1176 | { |
---|
1177 | ptab_found = 1; |
---|
1178 | #if BOOT_DEBUG_VOBJS |
---|
1179 | boot_puts("PTAB : "); |
---|
1180 | boot_puts(vobj[vobj_id].name); |
---|
1181 | boot_puts(" / length = "); |
---|
1182 | boot_putx(vobj[vobj_id].length); |
---|
1183 | boot_puts("\n"); |
---|
1184 | #endif |
---|
1185 | break; |
---|
1186 | } |
---|
1187 | case VOBJ_TYPE_CONST: |
---|
1188 | { |
---|
1189 | unsigned int* addr = (unsigned int *) vobj[vobj_id].vaddr; |
---|
1190 | *addr = vobj[vobj_id].init; |
---|
1191 | #if BOOT_DEBUG_VOBJS |
---|
1192 | boot_puts("CONST : "); |
---|
1193 | boot_puts(vobj[vobj_id].name); |
---|
1194 | boot_puts(" / Paddr :"); |
---|
1195 | boot_putl(vobj[vobj_id].paddr); |
---|
1196 | boot_puts(" / init = "); |
---|
1197 | boot_putx(*addr); |
---|
1198 | boot_puts("\n"); |
---|
1199 | #endif |
---|
1200 | break; |
---|
1201 | } |
---|
1202 | default: |
---|
1203 | { |
---|
1204 | boot_puts("\n[BOOT ERROR] illegal vobj type: "); |
---|
1205 | boot_putd(vobj[vobj_id].type); |
---|
1206 | boot_puts("\n"); |
---|
1207 | boot_exit(); |
---|
1208 | } |
---|
1209 | } // end switch type |
---|
1210 | } // end loop on vobjs |
---|
1211 | if (ptab_found == 0) |
---|
1212 | { |
---|
1213 | boot_puts("\n[BOOT ERROR] Missing PTAB for vspace "); |
---|
1214 | boot_putd(vspace_id); |
---|
1215 | boot_exit(); |
---|
1216 | } |
---|
1217 | } // end loop on vspaces |
---|
1218 | } // end boot_vobjs_init() |
---|
1219 | |
---|
1220 | //////////////////////////////////////////////////////////////////////////////// |
---|
1221 | // This function initializes one MWMR controller channel. |
---|
1222 | // - coproc_pbase : physical base address of the Coproc configuration segment |
---|
1223 | // - channel_pbase : physical base address of the MWMR channel segment |
---|
1224 | // Warning : the channel physical base address should be on 32 bits, as the |
---|
1225 | // MWMR controller configuration registers are 32 bits. |
---|
1226 | // TODO : Introduce a MWMR_CONFIG_PADDR_EXT register in the MWMR coprocessor |
---|
1227 | // To support addresses > 32 bits and remove this limitation... |
---|
1228 | /////////////////////////////////////////////////////////////////////////////// |
---|
1229 | void mwmr_hw_init(paddr_t coproc_pbase, |
---|
1230 | enum mwmrPortDirection way, |
---|
1231 | unsigned int no, |
---|
1232 | paddr_t channel_pbase) |
---|
1233 | { |
---|
1234 | if ( (channel_pbase>>32) != 0 ) |
---|
1235 | { |
---|
1236 | boot_puts("\n[BOOT ERROR] MWMR controller does not support address > 32 bits\n"); |
---|
1237 | boot_exit(); |
---|
1238 | } |
---|
1239 | |
---|
1240 | unsigned int lsb = (unsigned int)channel_pbase; |
---|
1241 | // unsigned int msb = (unsigned int)(channel_pbase>>32); |
---|
1242 | |
---|
1243 | unsigned int depth = boot_physical_read( channel_pbase + 16 ); |
---|
1244 | unsigned int width = boot_physical_read( channel_pbase + 20 ); |
---|
1245 | |
---|
1246 | boot_physical_write( coproc_pbase + MWMR_CONFIG_FIFO_WAY*4, way ); |
---|
1247 | boot_physical_write( coproc_pbase + MWMR_CONFIG_FIFO_NO*4, no ); |
---|
1248 | boot_physical_write( coproc_pbase + MWMR_CONFIG_WIDTH*4, width); |
---|
1249 | boot_physical_write( coproc_pbase + MWMR_CONFIG_DEPTH*4, depth); |
---|
1250 | boot_physical_write( coproc_pbase + MWMR_CONFIG_STATUS_ADDR*4, lsb); |
---|
1251 | boot_physical_write( coproc_pbase + MWMR_CONFIG_BUFFER_ADDR*4, lsb + 24 ); |
---|
1252 | // boot_physical_write( coproc_pbase + MWMR_CONFIG_PADDR_EXT*4, msb); |
---|
1253 | boot_physical_write( coproc_pbase + MWMR_CONFIG_RUNNING*4, 1 ); |
---|
1254 | } |
---|
1255 | |
---|
1256 | //////////////////////////////////////////////////////////////////////////////// |
---|
1257 | // This function intializes the periherals and coprocessors, as specified |
---|
1258 | // in the mapping_info file. |
---|
1259 | //////////////////////////////////////////////////////////////////////////////// |
---|
1260 | void boot_peripherals_init() |
---|
1261 | { |
---|
1262 | mapping_header_t * header = (mapping_header_t *) & seg_mapping_base; |
---|
1263 | mapping_cluster_t * cluster = boot_get_cluster_base(header); |
---|
1264 | mapping_periph_t * periph = boot_get_periph_base(header); |
---|
1265 | mapping_pseg_t * pseg = boot_get_pseg_base(header); |
---|
1266 | mapping_vobj_t * vobj = boot_get_vobj_base(header); |
---|
1267 | mapping_vspace_t * vspace = boot_get_vspace_base(header); |
---|
1268 | mapping_coproc_t * coproc = boot_get_coproc_base(header); |
---|
1269 | mapping_cp_port_t * cp_port = boot_get_cp_port_base(header); |
---|
1270 | |
---|
1271 | unsigned int cluster_id; |
---|
1272 | unsigned int periph_id; |
---|
1273 | unsigned int coproc_id; |
---|
1274 | unsigned int cp_port_id; |
---|
1275 | unsigned int channel_id; |
---|
1276 | |
---|
1277 | for (cluster_id = 0; cluster_id < header->clusters; cluster_id++) |
---|
1278 | { |
---|
1279 | |
---|
1280 | #if BOOT_DEBUG_PERI |
---|
1281 | boot_puts("\n[BOOT DEBUG] ****** peripherals initialisation in cluster "); |
---|
1282 | boot_putd(cluster_id); |
---|
1283 | boot_puts(" ******\n"); |
---|
1284 | #endif |
---|
1285 | |
---|
1286 | for (periph_id = cluster[cluster_id].periph_offset; |
---|
1287 | periph_id < cluster[cluster_id].periph_offset + |
---|
1288 | cluster[cluster_id].periphs; periph_id++) |
---|
1289 | { |
---|
1290 | unsigned int type = periph[periph_id].type; |
---|
1291 | unsigned int channels = periph[periph_id].channels; |
---|
1292 | unsigned int pseg_id = periph[periph_id].psegid; |
---|
1293 | |
---|
1294 | paddr_t pbase = pseg[pseg_id].base; |
---|
1295 | |
---|
1296 | #if BOOT_DEBUG_PERI |
---|
1297 | boot_puts("- peripheral type : "); |
---|
1298 | boot_putd(type); |
---|
1299 | boot_puts(" / pbase = "); |
---|
1300 | boot_putl(pbase); |
---|
1301 | boot_puts(" / channels = "); |
---|
1302 | boot_putd(channels); |
---|
1303 | boot_puts("\n"); |
---|
1304 | #endif |
---|
1305 | |
---|
1306 | switch (type) |
---|
1307 | { |
---|
1308 | case PERIPH_TYPE_IOC: // vci_block_device component |
---|
1309 | { |
---|
1310 | paddr_t paddr = pbase + BLOCK_DEVICE_IRQ_ENABLE*4; |
---|
1311 | boot_physical_write(paddr, 1); |
---|
1312 | #if BOOT_DEBUG_PERI |
---|
1313 | boot_puts("- IOC initialised\n"); |
---|
1314 | #endif |
---|
1315 | } |
---|
1316 | break; |
---|
1317 | case PERIPH_TYPE_DMA: // vci_multi_dma component |
---|
1318 | for (channel_id = 0; channel_id < channels; channel_id++) |
---|
1319 | { |
---|
1320 | paddr_t paddr = pbase + (channel_id*DMA_SPAN + DMA_IRQ_DISABLE) * 4; |
---|
1321 | boot_physical_write(paddr, 0); |
---|
1322 | } |
---|
1323 | #if BOOT_DEBUG_PERI |
---|
1324 | boot_puts("- DMA initialised\n"); |
---|
1325 | #endif |
---|
1326 | break; |
---|
1327 | case PERIPH_TYPE_NIC: // vci_multi_nic component |
---|
1328 | for (channel_id = 0; channel_id < channels; channel_id++) |
---|
1329 | { |
---|
1330 | // TODO |
---|
1331 | } |
---|
1332 | #if BOOT_DEBUG_PERI |
---|
1333 | boot_puts("- NIC initialised\n"); |
---|
1334 | #endif |
---|
1335 | break; |
---|
1336 | case PERIPH_TYPE_TTY: // vci_multi_tty component |
---|
1337 | #if BOOT_DEBUG_PERI |
---|
1338 | boot_puts("- TTY initialised\n"); |
---|
1339 | #endif |
---|
1340 | break; |
---|
1341 | case PERIPH_TYPE_IOB: // vci_io_bridge component |
---|
1342 | if (USE_IOB) |
---|
1343 | { |
---|
1344 | // TODO |
---|
1345 | // get the iommu page table physical address |
---|
1346 | // define IPI address mapping the IOC interrupt |
---|
1347 | // set IOMMU page table address |
---|
1348 | // pseg_base[IOB_IOMMU_PTPR] = ptab_pbase; |
---|
1349 | // activate IOMMU |
---|
1350 | // pseg_base[IOB_IOMMU_ACTIVE] = 1; |
---|
1351 | } |
---|
1352 | #if BOOT_DEBUG_PERI |
---|
1353 | boot_puts("- IOB initialised\n"); |
---|
1354 | #endif |
---|
1355 | break; |
---|
1356 | } // end switch periph type |
---|
1357 | } // end for periphs |
---|
1358 | |
---|
1359 | #if BOOT_DEBUG_PERI |
---|
1360 | boot_puts("\n[BOOT DEBUG] ****** coprocessors initialisation in cluster "); |
---|
1361 | boot_putd(cluster_id); |
---|
1362 | boot_puts(" ******\n"); |
---|
1363 | #endif |
---|
1364 | |
---|
1365 | for (coproc_id = cluster[cluster_id].coproc_offset; |
---|
1366 | coproc_id < cluster[cluster_id].coproc_offset + |
---|
1367 | cluster[cluster_id].coprocs; coproc_id++) |
---|
1368 | { |
---|
1369 | unsigned no_fifo_to = 0; //FIXME: should the map.xml define the order? |
---|
1370 | unsigned no_fifo_from = 0; |
---|
1371 | |
---|
1372 | // Get physical base address for MWMR controler |
---|
1373 | paddr_t coproc_pbase = pseg[coproc[coproc_id].psegid].base; |
---|
1374 | |
---|
1375 | #if BOOT_DEBUG_PERI |
---|
1376 | boot_puts("- coprocessor name : "); |
---|
1377 | boot_puts(coproc[coproc_id].name); |
---|
1378 | boot_puts(" / nb ports = "); |
---|
1379 | boot_putd((unsigned int) coproc[coproc_id].ports); |
---|
1380 | boot_puts("\n"); |
---|
1381 | #endif |
---|
1382 | |
---|
1383 | for (cp_port_id = coproc[coproc_id].port_offset; |
---|
1384 | cp_port_id < coproc[coproc_id].port_offset + coproc[coproc_id].ports; |
---|
1385 | cp_port_id++) |
---|
1386 | { |
---|
1387 | unsigned int vspace_id = cp_port[cp_port_id].vspaceid; |
---|
1388 | unsigned int vobj_id = cp_port[cp_port_id].mwmr_vobjid + |
---|
1389 | vspace[vspace_id].vobj_offset; |
---|
1390 | |
---|
1391 | // Get MWMR channel base address |
---|
1392 | paddr_t channel_pbase = vobj[vobj_id].paddr; |
---|
1393 | |
---|
1394 | if (cp_port[cp_port_id].direction == PORT_TO_COPROC) |
---|
1395 | { |
---|
1396 | #if BOOT_DEBUG_PERI |
---|
1397 | boot_puts(" port direction: PORT_TO_COPROC"); |
---|
1398 | #endif |
---|
1399 | mwmr_hw_init(coproc_pbase, |
---|
1400 | PORT_TO_COPROC, |
---|
1401 | no_fifo_to, |
---|
1402 | channel_pbase); |
---|
1403 | no_fifo_to++; |
---|
1404 | } |
---|
1405 | else |
---|
1406 | { |
---|
1407 | #if BOOT_DEBUG_PERI |
---|
1408 | boot_puts(" port direction: PORT_FROM_COPROC"); |
---|
1409 | #endif |
---|
1410 | mwmr_hw_init(coproc_pbase, |
---|
1411 | PORT_FROM_COPROC, |
---|
1412 | no_fifo_from, |
---|
1413 | channel_pbase); |
---|
1414 | no_fifo_from++; |
---|
1415 | } |
---|
1416 | #if BOOT_DEBUG_PERI |
---|
1417 | boot_puts(", with mwmr: "); |
---|
1418 | boot_puts(vobj[vobj_id].name); |
---|
1419 | boot_puts(" of vspace: "); |
---|
1420 | boot_puts(vspace[vspace_id].name); |
---|
1421 | #endif |
---|
1422 | } // end for cp_ports |
---|
1423 | } // end for coprocs |
---|
1424 | } // end for clusters |
---|
1425 | } // end boot_peripherals_init() |
---|
1426 | |
---|
1427 | /////////////////////////////////////////////////////////////////////////////// |
---|
1428 | // This function returns in the vbase and length buffers the virtual base |
---|
1429 | // address and the length of the segment allocated to the schedulers array |
---|
1430 | // in the cluster defined by the clusterid argument. |
---|
1431 | /////////////////////////////////////////////////////////////////////////////// |
---|
1432 | void boot_get_sched_vaddr( unsigned int cluster_id, |
---|
1433 | unsigned int* vbase, |
---|
1434 | unsigned int* length ) |
---|
1435 | { |
---|
1436 | mapping_header_t* header = (mapping_header_t *) & seg_mapping_base; |
---|
1437 | mapping_vobj_t* vobj = boot_get_vobj_base(header); |
---|
1438 | mapping_vseg_t* vseg = boot_get_vseg_base(header); |
---|
1439 | mapping_pseg_t* pseg = boot_get_pseg_base(header); |
---|
1440 | |
---|
1441 | unsigned int vseg_id; |
---|
1442 | unsigned int found = 0; |
---|
1443 | |
---|
1444 | for ( vseg_id = 0 ; (vseg_id < header->vsegs) && (found == 0) ; vseg_id++ ) |
---|
1445 | { |
---|
1446 | if ( (vobj[vseg[vseg_id].vobj_offset].type == VOBJ_TYPE_SCHED) && |
---|
1447 | (pseg[vseg[vseg_id].psegid].cluster == cluster_id ) ) |
---|
1448 | { |
---|
1449 | *vbase = vseg[vseg_id].vbase; |
---|
1450 | *length = vobj[vseg[vseg_id].vobj_offset].length; |
---|
1451 | found = 1; |
---|
1452 | } |
---|
1453 | } |
---|
1454 | if ( found == 0 ) |
---|
1455 | { |
---|
1456 | boot_puts("\n[BOOT ERROR] No vobj of type SCHED in cluster "); |
---|
1457 | boot_putd(cluster_id); |
---|
1458 | boot_puts("\n"); |
---|
1459 | boot_exit(); |
---|
1460 | } |
---|
1461 | } // end boot_get_sched_vaddr() |
---|
1462 | |
---|
1463 | /////////////////////////////////////////////////////////////////////////////// |
---|
1464 | // This function initialises all processors schedulers. |
---|
1465 | // This is done by processor 0, and the MMU must be activated. |
---|
1466 | // It initialises the boot_chedulers[gpid] pointers array. |
---|
1467 | // Finally, it scan all tasks in all vspaces to initialise the tasks contexts, |
---|
1468 | // as specified in the mapping_info data structure. |
---|
1469 | // For each task, a TTY channel, a TIMER channel, a FBDMA channel, and a NIC |
---|
1470 | // channel are allocated if required. |
---|
1471 | /////////////////////////////////////////////////////////////////////////////// |
---|
1472 | void boot_schedulers_init() |
---|
1473 | { |
---|
1474 | mapping_header_t* header = (mapping_header_t *) & seg_mapping_base; |
---|
1475 | mapping_cluster_t* cluster = boot_get_cluster_base(header); |
---|
1476 | mapping_vspace_t* vspace = boot_get_vspace_base(header); |
---|
1477 | mapping_task_t* task = boot_get_task_base(header); |
---|
1478 | mapping_vobj_t* vobj = boot_get_vobj_base(header); |
---|
1479 | mapping_proc_t* proc = boot_get_proc_base(header); |
---|
1480 | mapping_irq_t* irq = boot_get_irq_base(header); |
---|
1481 | |
---|
1482 | unsigned int cluster_id; // cluster index in mapping_info |
---|
1483 | unsigned int proc_id; // processor index in mapping_info |
---|
1484 | unsigned int irq_id; // irq index in mapping_info |
---|
1485 | unsigned int vspace_id; // vspace index in mapping_info |
---|
1486 | unsigned int task_id; // task index in mapping_info |
---|
1487 | |
---|
1488 | unsigned int alloc_tty_channel = 1; // TTY channel allocator |
---|
1489 | unsigned int alloc_nic_channel = 0; // NIC channel allocator |
---|
1490 | unsigned int alloc_cma_channel = 0; // CMA channel allocator |
---|
1491 | unsigned int alloc_ioc_channel = 0; // IOC channel allocator |
---|
1492 | unsigned int alloc_dma_channel[NB_CLUSTERS]; // DMA channel allocators |
---|
1493 | unsigned int alloc_tim_channel[NB_CLUSTERS]; // user TIMER allocators |
---|
1494 | |
---|
1495 | ///////////////////////////////////////////////////////////////////////// |
---|
1496 | // Step 1 : loop on the clusters and on the processors |
---|
1497 | // to initialize the schedulers[] array of pointers and |
---|
1498 | // the interrupt vectors. |
---|
1499 | // Implementation note: |
---|
1500 | // We need to use both proc_id to scan the mapping info structure, |
---|
1501 | // and lpid to access the schedulers array. |
---|
1502 | // - the boot_schedulers[] array of pointers can contain "holes", because |
---|
1503 | // it is indexed by the global pid = cluster_id*NB_PROCS_MAX + ltid |
---|
1504 | // - the mapping info array of processors is contiguous, it is indexed |
---|
1505 | // by proc_id, and use an offset specific in each cluster. |
---|
1506 | |
---|
1507 | for (cluster_id = 0; cluster_id < header->clusters; cluster_id++) |
---|
1508 | { |
---|
1509 | |
---|
1510 | #if BOOT_DEBUG_SCHED |
---|
1511 | boot_puts("\n[BOOT DEBUG] Initialise schedulers in cluster "); |
---|
1512 | boot_putd(cluster_id); |
---|
1513 | boot_puts("\n"); |
---|
1514 | #endif |
---|
1515 | |
---|
1516 | // TTY, NIC, CMA, IOC, TIM and DMA channels allocators |
---|
1517 | // - TTY[0] is reserved for the kernel |
---|
1518 | // - In all clusters the first NB_PROCS_MAX timers |
---|
1519 | // are reserved for the kernel (context switch) |
---|
1520 | |
---|
1521 | alloc_dma_channel[cluster_id] = 0; |
---|
1522 | alloc_tim_channel[cluster_id] = NB_PROCS_MAX; |
---|
1523 | |
---|
1524 | unsigned int lpid; // processor local index in cluster |
---|
1525 | unsigned int sched_vbase; // schedulers segment virtual base address |
---|
1526 | unsigned int sched_length; // schedulers segment length |
---|
1527 | unsigned int nprocs; // number of processors in cluster |
---|
1528 | |
---|
1529 | nprocs = cluster[cluster_id].procs; |
---|
1530 | |
---|
1531 | // checking processors number |
---|
1532 | if ( nprocs > NB_PROCS_MAX ) |
---|
1533 | { |
---|
1534 | boot_puts("\n[BOOT ERROR] Too much processors in cluster "); |
---|
1535 | boot_putd(cluster_id); |
---|
1536 | boot_puts("\n"); |
---|
1537 | boot_exit(); |
---|
1538 | } |
---|
1539 | |
---|
1540 | // get scheduler array virtual base address for cluster_id |
---|
1541 | boot_get_sched_vaddr( cluster_id, &sched_vbase, &sched_length ); |
---|
1542 | |
---|
1543 | // each processor scheduler requires 4 Kbytes |
---|
1544 | if ( sched_length < (nprocs<<12) ) |
---|
1545 | { |
---|
1546 | boot_puts("\n[BOOT ERROR] Schedulers segment too small in cluster "); |
---|
1547 | boot_putd(cluster_id); |
---|
1548 | boot_puts("\n"); |
---|
1549 | boot_exit(); |
---|
1550 | } |
---|
1551 | |
---|
1552 | for ( proc_id = cluster[cluster_id].proc_offset, lpid = 0 ; |
---|
1553 | proc_id < cluster[cluster_id].proc_offset + cluster[cluster_id].procs; |
---|
1554 | proc_id++, lpid++ ) |
---|
1555 | { |
---|
1556 | // set the schedulers pointers array |
---|
1557 | boot_schedulers[cluster_id * NB_PROCS_MAX + lpid] = |
---|
1558 | (static_scheduler_t*)( sched_vbase + (lpid<<12) ); |
---|
1559 | |
---|
1560 | #if BOOT_DEBUG_SCHED |
---|
1561 | boot_puts("\nProc "); |
---|
1562 | boot_putd(lpid); |
---|
1563 | boot_puts(" : scheduler virtual base address = "); |
---|
1564 | boot_putx( sched_vbase + (lpid<<12) ); |
---|
1565 | boot_puts("\n"); |
---|
1566 | #endif |
---|
1567 | // current processor scheduler pointer : psched |
---|
1568 | static_scheduler_t* psched = (static_scheduler_t*)(sched_vbase+(lpid<<12)); |
---|
1569 | |
---|
1570 | // initialise the "tasks" variable |
---|
1571 | psched->tasks = 0; |
---|
1572 | |
---|
1573 | // initialise the interrupt_vector with ISR_DEFAULT |
---|
1574 | unsigned int slot; |
---|
1575 | for (slot = 0; slot < 32; slot++) psched->interrupt_vector[slot] = 0; |
---|
1576 | |
---|
1577 | // scan the IRQs actually allocated to current processor |
---|
1578 | for (irq_id = proc[proc_id].irq_offset; |
---|
1579 | irq_id < proc[proc_id].irq_offset + proc[proc_id].irqs; |
---|
1580 | irq_id++) |
---|
1581 | { |
---|
1582 | unsigned int type = irq[irq_id].type; |
---|
1583 | unsigned int icu_id = irq[irq_id].icuid; |
---|
1584 | unsigned int isr_id = irq[irq_id].isr; |
---|
1585 | unsigned int channel = irq[irq_id].channel; |
---|
1586 | unsigned int value = isr_id | (type << 8) | (channel << 16); |
---|
1587 | psched->interrupt_vector[icu_id] = value; |
---|
1588 | |
---|
1589 | #if BOOT_DEBUG_SCHED |
---|
1590 | boot_puts("- IRQ : icu = "); |
---|
1591 | boot_putd(icu_id); |
---|
1592 | boot_puts(" / type = "); |
---|
1593 | boot_putd(type); |
---|
1594 | boot_puts(" / isr = "); |
---|
1595 | boot_putd(isr_id); |
---|
1596 | boot_puts(" / channel = "); |
---|
1597 | boot_putd(channel); |
---|
1598 | boot_puts(" => vector_entry = "); |
---|
1599 | boot_putx( value ); |
---|
1600 | boot_puts("\n"); |
---|
1601 | #endif |
---|
1602 | } |
---|
1603 | } // end for procs |
---|
1604 | } // end for clusters |
---|
1605 | |
---|
1606 | /////////////////////////////////////////////////////////////////// |
---|
1607 | // Step 2 : loop on the vspaces and the tasks |
---|
1608 | // to initialise the schedulers and the task contexts. |
---|
1609 | // Implementation note: |
---|
1610 | // This function initialises the task context for all tasks. |
---|
1611 | // For each processor, the scheduler virtual base address |
---|
1612 | // is written in the CP0_SCHED register in reset.S |
---|
1613 | |
---|
1614 | for (vspace_id = 0; vspace_id < header->vspaces; vspace_id++) |
---|
1615 | { |
---|
1616 | |
---|
1617 | #if BOOT_DEBUG_SCHED |
---|
1618 | boot_puts("\n[BOOT DEBUG] Initialise task contexts for vspace "); |
---|
1619 | boot_puts(vspace[vspace_id].name); |
---|
1620 | boot_puts("\n"); |
---|
1621 | #endif |
---|
1622 | // We must set the PTPR depending on the vspace, because the start_vector |
---|
1623 | // and the stack address are defined in virtual space. |
---|
1624 | boot_set_mmu_ptpr( (unsigned int)(boot_ptabs_paddr[vspace_id] >> 13) ); |
---|
1625 | |
---|
1626 | // loop on the tasks in vspace (task_id is the global index) |
---|
1627 | for (task_id = vspace[vspace_id].task_offset; |
---|
1628 | task_id < (vspace[vspace_id].task_offset + vspace[vspace_id].tasks); |
---|
1629 | task_id++) |
---|
1630 | { |
---|
1631 | // compute gpid (global processor index) and scheduler base address |
---|
1632 | unsigned int gpid = task[task_id].clusterid * NB_PROCS_MAX + |
---|
1633 | task[task_id].proclocid; |
---|
1634 | static_scheduler_t* psched = boot_schedulers[gpid]; |
---|
1635 | |
---|
1636 | // ctx_ra : the return address is &boot_eret() |
---|
1637 | unsigned int ctx_ra = (unsigned int) &boot_eret; |
---|
1638 | |
---|
1639 | // ctx_sr : value required before an eret instruction |
---|
1640 | unsigned int ctx_sr = 0x0000FF13; |
---|
1641 | |
---|
1642 | // ctx_ptpr : page table physical base address (shifted by 13 bit) |
---|
1643 | unsigned int ctx_ptpr = (unsigned int)(boot_ptabs_paddr[vspace_id] >> 13); |
---|
1644 | |
---|
1645 | // ctx_ptab : page_table virtual base address |
---|
1646 | unsigned int ctx_ptab = boot_ptabs_vaddr[vspace_id]; |
---|
1647 | |
---|
1648 | // ctx_tty : terminal global index provided by the global allocator |
---|
1649 | unsigned int ctx_tty = 0xFFFFFFFF; |
---|
1650 | if (task[task_id].use_tty) |
---|
1651 | { |
---|
1652 | if (alloc_tty_channel >= NB_TTY_CHANNELS) |
---|
1653 | { |
---|
1654 | boot_puts("\n[BOOT ERROR] TTY index too large for task "); |
---|
1655 | boot_puts(task[task_id].name); |
---|
1656 | boot_puts(" in vspace "); |
---|
1657 | boot_puts(vspace[vspace_id].name); |
---|
1658 | boot_puts("\n"); |
---|
1659 | boot_exit(); |
---|
1660 | } |
---|
1661 | ctx_tty = alloc_tty_channel; |
---|
1662 | alloc_tty_channel++; |
---|
1663 | } |
---|
1664 | // ctx_nic : NIC channel global index provided by the global allocator |
---|
1665 | unsigned int ctx_nic = 0xFFFFFFFF; |
---|
1666 | if (task[task_id].use_nic) |
---|
1667 | { |
---|
1668 | if (alloc_nic_channel >= NB_NIC_CHANNELS) |
---|
1669 | { |
---|
1670 | boot_puts("\n[BOOT ERROR] NIC channel index too large for task "); |
---|
1671 | boot_puts(task[task_id].name); |
---|
1672 | boot_puts(" in vspace "); |
---|
1673 | boot_puts(vspace[vspace_id].name); |
---|
1674 | boot_puts("\n"); |
---|
1675 | boot_exit(); |
---|
1676 | } |
---|
1677 | ctx_nic = alloc_nic_channel; |
---|
1678 | alloc_nic_channel++; |
---|
1679 | } |
---|
1680 | // ctx_cma : CMA channel global index provided by the global allocator |
---|
1681 | unsigned int ctx_cma = 0xFFFFFFFF; |
---|
1682 | if (task[task_id].use_cma) |
---|
1683 | { |
---|
1684 | if (alloc_cma_channel >= NB_CMA_CHANNELS) |
---|
1685 | { |
---|
1686 | boot_puts("\n[BOOT ERROR] CMA channel index too large for task "); |
---|
1687 | boot_puts(task[task_id].name); |
---|
1688 | boot_puts(" in vspace "); |
---|
1689 | boot_puts(vspace[vspace_id].name); |
---|
1690 | boot_puts("\n"); |
---|
1691 | boot_exit(); |
---|
1692 | } |
---|
1693 | ctx_cma = alloc_cma_channel; |
---|
1694 | alloc_cma_channel++; |
---|
1695 | } |
---|
1696 | // ctx_ioc : IOC channel global index provided by the global allocator |
---|
1697 | unsigned int ctx_ioc = 0xFFFFFFFF; |
---|
1698 | if (task[task_id].use_ioc) |
---|
1699 | { |
---|
1700 | if (alloc_ioc_channel >= NB_IOC_CHANNELS) |
---|
1701 | { |
---|
1702 | boot_puts("\n[BOOT ERROR] IOC channel index too large for task "); |
---|
1703 | boot_puts(task[task_id].name); |
---|
1704 | boot_puts(" in vspace "); |
---|
1705 | boot_puts(vspace[vspace_id].name); |
---|
1706 | boot_puts("\n"); |
---|
1707 | boot_exit(); |
---|
1708 | } |
---|
1709 | ctx_ioc = alloc_ioc_channel; |
---|
1710 | alloc_ioc_channel++; |
---|
1711 | } |
---|
1712 | // ctx_tim : TIMER local channel index provided by the cluster allocator |
---|
1713 | unsigned int ctx_tim = 0xFFFFFFFF; |
---|
1714 | if (task[task_id].use_tim) |
---|
1715 | { |
---|
1716 | unsigned int cluster_id = task[task_id].clusterid; |
---|
1717 | |
---|
1718 | if ( alloc_tim_channel[cluster_id] >= NB_TIM_CHANNELS ) |
---|
1719 | { |
---|
1720 | boot_puts("\n[BOOT ERROR] local TIMER index too large for task "); |
---|
1721 | boot_puts(task[task_id].name); |
---|
1722 | boot_puts(" in vspace "); |
---|
1723 | boot_puts(vspace[vspace_id].name); |
---|
1724 | boot_puts("\n"); |
---|
1725 | boot_exit(); |
---|
1726 | } |
---|
1727 | |
---|
1728 | // checking that there is a well defined ISR_TIMER installed |
---|
1729 | unsigned int found = 0; |
---|
1730 | for ( irq_id = 0 ; irq_id < 32 ; irq_id++ ) |
---|
1731 | { |
---|
1732 | unsigned int entry = psched->interrupt_vector[irq_id]; |
---|
1733 | unsigned int isr = entry & 0x000000FF; |
---|
1734 | unsigned int channel = entry>>16; |
---|
1735 | if ( (isr == ISR_TIMER) && (channel == alloc_tim_channel[cluster_id]) ) |
---|
1736 | { |
---|
1737 | found = 1; |
---|
1738 | ctx_tim = alloc_tim_channel[cluster_id]; |
---|
1739 | alloc_tim_channel[cluster_id]++; |
---|
1740 | break; |
---|
1741 | } |
---|
1742 | } |
---|
1743 | if (!found) |
---|
1744 | { |
---|
1745 | boot_puts("\n[BOOT ERROR] No ISR_TIMER installed for task "); |
---|
1746 | boot_puts(task[task_id].name); |
---|
1747 | boot_puts(" in vspace "); |
---|
1748 | boot_puts(vspace[vspace_id].name); |
---|
1749 | boot_puts("\n"); |
---|
1750 | boot_exit(); |
---|
1751 | } |
---|
1752 | } |
---|
1753 | // ctx_dma : the local channel index is defined by the cluster allocator |
---|
1754 | // but the ctx_dma value is a global index |
---|
1755 | unsigned int ctx_dma = 0xFFFFFFFF; |
---|
1756 | if ( task[task_id].use_dma ) |
---|
1757 | { |
---|
1758 | unsigned int cluster_id = task[task_id].clusterid; |
---|
1759 | |
---|
1760 | if (alloc_dma_channel[cluster_id] >= NB_DMA_CHANNELS) |
---|
1761 | { |
---|
1762 | boot_puts("\n[BOOT ERROR] local DMA index too large for task "); |
---|
1763 | boot_puts(task[task_id].name); |
---|
1764 | boot_puts(" in vspace "); |
---|
1765 | boot_puts(vspace[vspace_id].name); |
---|
1766 | boot_puts("\n"); |
---|
1767 | boot_exit(); |
---|
1768 | } |
---|
1769 | ctx_dma = cluster_id * NB_DMA_CHANNELS + alloc_dma_channel[cluster_id]; |
---|
1770 | alloc_dma_channel[cluster_id]++; |
---|
1771 | } |
---|
1772 | // ctx_epc : Get the virtual address of the start function |
---|
1773 | mapping_vobj_t* pvobj = &vobj[vspace[vspace_id].vobj_offset + |
---|
1774 | vspace[vspace_id].start_offset]; |
---|
1775 | unsigned int* start_vector_vbase = (unsigned int *) pvobj->vaddr; |
---|
1776 | unsigned int ctx_epc = start_vector_vbase[task[task_id].startid]; |
---|
1777 | |
---|
1778 | // ctx_sp : Get the vobj containing the stack |
---|
1779 | unsigned int vobj_id = task[task_id].stack_vobjid + vspace[vspace_id].vobj_offset; |
---|
1780 | unsigned int ctx_sp = vobj[vobj_id].vaddr + vobj[vobj_id].length; |
---|
1781 | |
---|
1782 | // get local task index in scheduler |
---|
1783 | unsigned int ltid = psched->tasks; |
---|
1784 | |
---|
1785 | if (ltid >= IDLE_TASK_INDEX) |
---|
1786 | { |
---|
1787 | boot_puts("\n[BOOT ERROR] : "); |
---|
1788 | boot_putd(ltid); |
---|
1789 | boot_puts(" tasks allocated to processor "); |
---|
1790 | boot_putd(gpid); |
---|
1791 | boot_puts(" / max is 15\n"); |
---|
1792 | boot_exit(); |
---|
1793 | } |
---|
1794 | // update the "tasks" field in scheduler |
---|
1795 | psched->tasks = ltid + 1; |
---|
1796 | |
---|
1797 | // update the "current" field in scheduler |
---|
1798 | psched->current = 0; |
---|
1799 | |
---|
1800 | // initializes the task context in scheduler |
---|
1801 | psched->context[ltid][CTX_SR_ID] = ctx_sr; |
---|
1802 | psched->context[ltid][CTX_SP_ID] = ctx_sp; |
---|
1803 | psched->context[ltid][CTX_RA_ID] = ctx_ra; |
---|
1804 | psched->context[ltid][CTX_EPC_ID] = ctx_epc; |
---|
1805 | psched->context[ltid][CTX_PTPR_ID] = ctx_ptpr; |
---|
1806 | psched->context[ltid][CTX_TTY_ID] = ctx_tty; |
---|
1807 | psched->context[ltid][CTX_CMA_ID] = ctx_cma; |
---|
1808 | psched->context[ltid][CTX_IOC_ID] = ctx_ioc; |
---|
1809 | psched->context[ltid][CTX_NIC_ID] = ctx_nic; |
---|
1810 | psched->context[ltid][CTX_TIM_ID] = ctx_tim; |
---|
1811 | psched->context[ltid][CTX_DMA_ID] = ctx_dma; |
---|
1812 | psched->context[ltid][CTX_PTAB_ID] = ctx_ptab; |
---|
1813 | psched->context[ltid][CTX_LTID_ID] = ltid; |
---|
1814 | psched->context[ltid][CTX_GTID_ID] = task_id; |
---|
1815 | psched->context[ltid][CTX_VSID_ID] = vspace_id; |
---|
1816 | psched->context[ltid][CTX_RUN_ID] = 1; |
---|
1817 | |
---|
1818 | #if BOOT_DEBUG_SCHED |
---|
1819 | boot_puts("\nTask "); |
---|
1820 | boot_puts(task[task_id].name); |
---|
1821 | boot_puts(" ("); |
---|
1822 | boot_putd(task_id); |
---|
1823 | boot_puts(") allocated to processor "); |
---|
1824 | boot_putd(gpid); |
---|
1825 | boot_puts("\n - ctx[LTID] = "); |
---|
1826 | boot_putd(ltid); |
---|
1827 | boot_puts("\n - ctx[SR] = "); |
---|
1828 | boot_putx(ctx_sr); |
---|
1829 | boot_puts("\n - ctx[SR] = "); |
---|
1830 | boot_putx(ctx_sp); |
---|
1831 | boot_puts("\n - ctx[RA] = "); |
---|
1832 | boot_putx(ctx_ra); |
---|
1833 | boot_puts("\n - ctx[EPC] = "); |
---|
1834 | boot_putx(ctx_epc); |
---|
1835 | boot_puts("\n - ctx[PTPR] = "); |
---|
1836 | boot_putx(ctx_ptpr); |
---|
1837 | boot_puts("\n - ctx[TTY] = "); |
---|
1838 | boot_putd(ctx_tty); |
---|
1839 | boot_puts("\n - ctx[NIC] = "); |
---|
1840 | boot_putd(ctx_nic); |
---|
1841 | boot_puts("\n - ctx[CMA] = "); |
---|
1842 | boot_putd(ctx_cma); |
---|
1843 | boot_puts("\n - ctx[IOC] = "); |
---|
1844 | boot_putd(ctx_ioc); |
---|
1845 | boot_puts("\n - ctx[TIM] = "); |
---|
1846 | boot_putd(ctx_tim); |
---|
1847 | boot_puts("\n - ctx[DMA] = "); |
---|
1848 | boot_putd(ctx_dma); |
---|
1849 | boot_puts("\n - ctx[PTAB] = "); |
---|
1850 | boot_putx(ctx_ptab); |
---|
1851 | boot_puts("\n - ctx[GTID] = "); |
---|
1852 | boot_putd(task_id); |
---|
1853 | boot_puts("\n - ctx[VSID] = "); |
---|
1854 | boot_putd(vspace_id); |
---|
1855 | boot_puts("\n"); |
---|
1856 | #endif |
---|
1857 | |
---|
1858 | } // end loop on tasks |
---|
1859 | } // end loop on vspaces |
---|
1860 | } // end boot_schedulers_init() |
---|
1861 | |
---|
1862 | |
---|
1863 | ////////////////////////////////////////////////////////////////////////////////// |
---|
1864 | // This function is executed by P[0] to wakeup all processors. |
---|
1865 | ////////////////////////////////////////////////////////////////////////////////// |
---|
1866 | void boot_start_all_procs() |
---|
1867 | { |
---|
1868 | mapping_header_t * header = (mapping_header_t *) &seg_mapping_base; |
---|
1869 | header->signature = OUT_MAPPING_SIGNATURE; |
---|
1870 | } |
---|
1871 | |
---|
1872 | |
---|
1873 | ///////////////////////////////////////////////////////////////////// |
---|
1874 | // This function is the entry point of the initialisation procedure |
---|
1875 | ///////////////////////////////////////////////////////////////////// |
---|
1876 | void boot_init() { |
---|
1877 | |
---|
1878 | // mapping_info checking |
---|
1879 | boot_check_mapping(); |
---|
1880 | |
---|
1881 | boot_puts("\n[BOOT] Mapping check completed at cycle "); |
---|
1882 | boot_putd(boot_proctime()); |
---|
1883 | boot_puts("\n"); |
---|
1884 | |
---|
1885 | // pseg allocators initialisation |
---|
1886 | boot_psegs_init(); |
---|
1887 | |
---|
1888 | boot_puts("\n[BOOT] Pseg allocators initialisation completed at cycle "); |
---|
1889 | boot_putd(boot_proctime()); |
---|
1890 | boot_puts("\n"); |
---|
1891 | |
---|
1892 | // page table building |
---|
1893 | boot_pt_init(); |
---|
1894 | |
---|
1895 | boot_puts("\n[BOOT] Page Tables initialisation completed at cycle "); |
---|
1896 | boot_putd(boot_proctime()); |
---|
1897 | boot_puts("\n"); |
---|
1898 | |
---|
1899 | // mmu activation ( with page table [Ã] ) |
---|
1900 | boot_set_mmu_ptpr((unsigned int) (boot_ptabs_paddr[0] >> 13)); |
---|
1901 | boot_set_mmu_mode(0xF); |
---|
1902 | |
---|
1903 | boot_puts("\n[BOOT] Proc 0 MMU activation at cycle "); |
---|
1904 | boot_putd(boot_proctime()); |
---|
1905 | boot_puts("\n"); |
---|
1906 | |
---|
1907 | |
---|
1908 | // vobjs initialisation |
---|
1909 | boot_vobjs_init(); |
---|
1910 | |
---|
1911 | boot_puts("\n[BOOT] Vobjs initialisation completed at cycle : "); |
---|
1912 | boot_putd(boot_proctime()); |
---|
1913 | boot_puts("\n"); |
---|
1914 | |
---|
1915 | // peripherals initialisation |
---|
1916 | boot_peripherals_init(); |
---|
1917 | |
---|
1918 | boot_puts("\n[BOOT] Peripherals initialisation completed at cycle "); |
---|
1919 | boot_putd(boot_proctime()); |
---|
1920 | boot_puts("\n"); |
---|
1921 | |
---|
1922 | // schedulers initialisation |
---|
1923 | boot_schedulers_init(); |
---|
1924 | |
---|
1925 | boot_puts("\n[BOOT] Schedulers initialisation completed at cycle "); |
---|
1926 | boot_putd(boot_proctime()); |
---|
1927 | boot_puts("\n"); |
---|
1928 | |
---|
1929 | // start all processors |
---|
1930 | boot_start_all_procs(); |
---|
1931 | |
---|
1932 | } // end boot_init() |
---|
1933 | |
---|
1934 | |
---|
1935 | // Local Variables: |
---|
1936 | // tab-width: 4 |
---|
1937 | // c-basic-offset: 4 |
---|
1938 | // c-file-offsets:((innamespace . 0)(inline-open . 0)) |
---|
1939 | // indent-tabs-mode: nil |
---|
1940 | // End: |
---|
1941 | // vim: filetype=c:expandtab:shiftwidth=4:tabstop=4:softtabstop=4 |
---|
1942 | |
---|