1 | <?xml version="1.0"?> |
---|
2 | |
---|
3 | <mapping_info signature = "0xdeadbeef" |
---|
4 | name = "4c_1p_four" |
---|
5 | x_size = "2" |
---|
6 | y_size = "2" |
---|
7 | x_width = "4" |
---|
8 | y_width = "4" |
---|
9 | vspaces = "4" |
---|
10 | increment = "0x10000" |
---|
11 | irq_per_proc = "4" > |
---|
12 | |
---|
13 | *** The "increment" parameter is the virtual address cluster increment |
---|
14 | *** The physical address cluster increment is 0x10000000000 / NB_CLUSTERS |
---|
15 | |
---|
16 | *** This first section describes an instance of the "tsar_generic_xbar" architecture |
---|
17 | *** with 4 clusters, 1 processor per cluster and 40 bits physical address. |
---|
18 | |
---|
19 | <clusterset> |
---|
20 | |
---|
21 | <cluster x = "0" y = "0" > |
---|
22 | <pseg name = "PSEG_RAM" type = "RAM" base = "0x0000000000" length = "0x0001000000" /> |
---|
23 | <pseg name = "PSEG_XCU" type = "PERI" base = "0x00B0000000" length = "0x0000002000" /> |
---|
24 | <pseg name = "PSEG_DMA" type = "PERI" base = "0x00B1000000" length = "0x0000008000" /> |
---|
25 | <pseg name = "PSEG_MMC" type = "PERI" base = "0x00B8000000" length = "0x0000001000" /> |
---|
26 | |
---|
27 | *** Non replicated peripherals (including the ROM containing the preloader code) |
---|
28 | |
---|
29 | <pseg name = "PSEG_FBF" type = "PERI" base = "0x00B2000000" length = "0x0000004000" /> |
---|
30 | <pseg name = "PSEG_IOC" type = "PERI" base = "0x00B3000000" length = "0x0000001000" /> |
---|
31 | <pseg name = "PSEG_TTY" type = "PERI" base = "0x00B4000000" length = "0x0000001000" /> |
---|
32 | <pseg name = "PSEG_NIC" type = "PERI" base = "0x00B5000000" length = "0x0000080000" /> |
---|
33 | <pseg name = "PSEG_CMA" type = "PERI" base = "0x00B6000000" length = "0x0000008000" /> |
---|
34 | <pseg name = "PSEG_ROM" type = "PERI" base = "0x00BFC00000" length = "0x0000004000" /> |
---|
35 | |
---|
36 | <proc index = "0" > |
---|
37 | <irq type = "SOFT" icuid = "0" isr = "ISR_WAKUP" /> |
---|
38 | <irq type = "TIME" icuid = "1" isr = "ISR_SWITCH" /> |
---|
39 | |
---|
40 | <irq type = "HARD" icuid = "16" isr = "ISR_TTY" channel = "0" /> |
---|
41 | <irq type = "HARD" icuid = "17" isr = "ISR_TTY" channel = "1" /> |
---|
42 | <irq type = "HARD" icuid = "18" isr = "ISR_TTY" channel = "2" /> |
---|
43 | <irq type = "HARD" icuid = "19" isr = "ISR_TTY" channel = "3" /> |
---|
44 | <irq type = "HARD" icuid = "20" isr = "ISR_TTY" channel = "4" /> |
---|
45 | <irq type = "HARD" icuid = "21" isr = "ISR_TTY" channel = "5" /> |
---|
46 | <irq type = "HARD" icuid = "22" isr = "ISR_TTY" channel = "6" /> |
---|
47 | <irq type = "HARD" icuid = "23" isr = "ISR_TTY" channel = "7" /> |
---|
48 | |
---|
49 | <irq type = "HARD" icuid = "31" isr = "ISR_IOC" /> |
---|
50 | </proc> |
---|
51 | |
---|
52 | <periph type = "DMA" psegname = "PSEG_DMA" channels = "1" /> |
---|
53 | <periph type = "XCU" psegname = "PSEG_XCU" channels = "4" /> |
---|
54 | <periph type = "MMC" psegname = "PSEG_MMC" channels = "1" /> |
---|
55 | <periph type = "IOC" psegname = "PSEG_IOC" channels = "1" subtype = "BDV" /> |
---|
56 | <periph type = "TTY" psegname = "PSEG_TTY" channels = "8" /> |
---|
57 | <periph type = "NIC" psegname = "PSEG_NIC" channels = "2" /> |
---|
58 | <periph type = "CMA" psegname = "PSEG_CMA" channels = "4" /> |
---|
59 | <periph type = "FBF" psegname = "PSEG_FBF" channels = "1" /> |
---|
60 | <periph type = "ROM" psegname = "PSEG_ROM" channels = "1" /> |
---|
61 | |
---|
62 | </cluster> |
---|
63 | |
---|
64 | <cluster x = "0" y = "1" > |
---|
65 | <pseg name = "PSEG_RAM" type = "RAM" base = "0x0100000000" length = "0x0001000000" /> |
---|
66 | <pseg name = "PSEG_XCU" type = "PERI" base = "0x01B0000000" length = "0x0000002000" /> |
---|
67 | <pseg name = "PSEG_DMA" type = "PERI" base = "0x01B1000000" length = "0x0000008000" /> |
---|
68 | <pseg name = "PSEG_MMC" type = "PERI" base = "0x01B8000000" length = "0x0000001000" /> |
---|
69 | |
---|
70 | <proc index = "0" > |
---|
71 | <irq type = "SOFT" icuid = "0" isr = "ISR_WAKUP" /> |
---|
72 | <irq type = "TIME" icuid = "1" isr = "ISR_SWITCH" /> |
---|
73 | </proc> |
---|
74 | |
---|
75 | <periph type = "DMA" psegname = "PSEG_DMA" channels = "1" /> |
---|
76 | <periph type = "XCU" psegname = "PSEG_XCU" channels = "4" /> |
---|
77 | <periph type = "MMC" psegname = "PSEG_MMC" channels = "1" /> |
---|
78 | </cluster> |
---|
79 | |
---|
80 | <cluster x = "1" y = "0" > |
---|
81 | <pseg name = "PSEG_RAM" type = "RAM" base = "0x1000000000" length = "0x0001000000" /> |
---|
82 | <pseg name = "PSEG_XCU" type = "PERI" base = "0x10B0000000" length = "0x0000002000" /> |
---|
83 | <pseg name = "PSEG_DMA" type = "PERI" base = "0x10B1000000" length = "0x0000008000" /> |
---|
84 | <pseg name = "PSEG_MMC" type = "PERI" base = "0x10B8000000" length = "0x0000001000" /> |
---|
85 | |
---|
86 | <proc index = "0" > |
---|
87 | <irq type = "SOFT" icuid = "0" isr = "ISR_WAKUP" /> |
---|
88 | <irq type = "TIME" icuid = "1" isr = "ISR_SWITCH" /> |
---|
89 | </proc> |
---|
90 | |
---|
91 | <periph type = "DMA" psegname = "PSEG_DMA" channels = "1" /> |
---|
92 | <periph type = "XCU" psegname = "PSEG_XCU" channels = "4" /> |
---|
93 | <periph type = "MMC" psegname = "PSEG_MMC" channels = "1" /> |
---|
94 | </cluster> |
---|
95 | |
---|
96 | <cluster x = "1" y = "1" > |
---|
97 | <pseg name = "PSEG_RAM" type = "RAM" base = "0x1100000000" length = "0x0001000000" /> |
---|
98 | <pseg name = "PSEG_XCU" type = "PERI" base = "0x11B0000000" length = "0x0000002000" /> |
---|
99 | <pseg name = "PSEG_DMA" type = "PERI" base = "0x11B1000000" length = "0x0000008000" /> |
---|
100 | <pseg name = "PSEG_MMC" type = "PERI" base = "0x11B8000000" length = "0x0000001000" /> |
---|
101 | |
---|
102 | <proc index = "0" > |
---|
103 | <irq type = "SOFT" icuid = "0" isr = "ISR_WAKUP" /> |
---|
104 | <irq type = "TIME" icuid = "1" isr = "ISR_SWITCH" /> |
---|
105 | </proc> |
---|
106 | |
---|
107 | <periph type = "DMA" psegname = "PSEG_DMA" channels = "1" /> |
---|
108 | <periph type = "XCU" psegname = "PSEG_XCU" channels = "4" /> |
---|
109 | <periph type = "MMC" psegname = "PSEG_MMC" channels = "1" /> |
---|
110 | </cluster> |
---|
111 | </clusterset> |
---|
112 | |
---|
113 | <globalset> |
---|
114 | |
---|
115 | *** Segments used by the boot code / A[31:28] = 0x0 / Identity mapping |
---|
116 | - seg_boot_mapping is loaded by the boot-loader. It contains the mapping info. The content is reused by the kernel. |
---|
117 | - seg_boot_code and seg_boot data are loaded by the preloader, used by the boot-loader The content is not reused by the kernel. |
---|
118 | - seg_boot_stack is contains the stacks used by all processors during reset and boot. The content is not reused by the Kernel. |
---|
119 | - seg_boot_buffer is used by the boot-loader. It can contain a complete .elf file. The content is not reused by the kernel. |
---|
120 | |
---|
121 | <vseg name = "seg_boot_mapping" vbase = "0x00000000" mode = "C_W_" x = "0" y = "0" psegname = "PSEG_RAM" ident = "1" > |
---|
122 | <vobj name = "boot_mapping" type = "BLOB" length = "0x00010000" binpath = "map.bin" /> |
---|
123 | </vseg> |
---|
124 | <vseg name = "seg_boot_code" vbase = "0x00010000" mode = "CXW_" x = "0" y = "0" psegname = "PSEG_RAM" ident = "1" > |
---|
125 | <vobj name = "boot_code" type = "BUFFER" length = "0x00020000" /> |
---|
126 | </vseg> |
---|
127 | <vseg name = "seg_boot_data" vbase = "0x00030000" mode = "C_W_" x = "0" y = "0" psegname = "PSEG_RAM" ident = "1" > |
---|
128 | <vobj name = "boot_data" type = "BUFFER" length = "0x00010000" /> |
---|
129 | </vseg> |
---|
130 | <vseg name = "seg_boot_buffer" vbase = "0x00040000" mode = "C_W_" x = "0" y = "0" psegname = "PSEG_RAM" ident = "1" > |
---|
131 | <vobj name = "boot_buffer" type = "BUFFER" length = "0x00020000" /> |
---|
132 | </vseg> |
---|
133 | <vseg name = "seg_boot_stack" vbase = "0x00060000" mode = "C_W_" x = "0" y = "0" psegname = "PSEG_RAM" ident = "1" > |
---|
134 | <vobj name = "boot_stack" type = "BUFFER" length = "0x00090000" /> |
---|
135 | </vseg> |
---|
136 | |
---|
137 | *** Segments used by the kernel / A[31:28] = 0x8 |
---|
138 | |
---|
139 | <vseg name = "seg_kernel_code" vbase = "0x80000000" mode = "CXW_" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
140 | <vobj name = "kernel_code" type = "ELF" length = "0x00020000" binpath = "build/kernel/kernel.elf" /> |
---|
141 | </vseg> |
---|
142 | <vseg name = "seg_kernel_data" vbase = "0x80020000" mode = "C_W_" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
143 | <vobj name = "kernel_data" type = "ELF" length = "0x00060000" binpath = "build/kernel/kernel.elf" /> |
---|
144 | </vseg> |
---|
145 | <vseg name = "seg_kernel_uncdata" vbase = "0x80080000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
146 | <vobj name = "kernel_uncdata" type = "ELF" length = "0x00040000" binpath = "build/kernel/kernel.elf" /> |
---|
147 | </vseg> |
---|
148 | <vseg name = "seg_kernel_init" vbase = "0x800C0000" mode = "CXW_" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
149 | <vobj name = "kernel_init" type = "ELF" length = "0x00010000" binpath = "build/kernel/kernel.elf" /> |
---|
150 | </vseg> |
---|
151 | |
---|
152 | *** Segments for non replicated peripherals / A[31:28] = 0xB / Identity mapping |
---|
153 | |
---|
154 | <vseg name = "seg_fbf" vbase = "0xB2000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_FBF" ident = "1" > |
---|
155 | <vobj name = "fbf" type = "PERI" length = "0x00004000" /> |
---|
156 | </vseg> |
---|
157 | <vseg name = "seg_ioc" vbase = "0xB3000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_IOC" ident = "1" > |
---|
158 | <vobj name = "ioc" type = "PERI" length = "0x00001000" /> |
---|
159 | </vseg> |
---|
160 | <vseg name = "seg_tty" vbase = "0xB4000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_TTY" ident = "1" > |
---|
161 | <vobj name = "tty" type = "PERI" length = "0x00001000" /> |
---|
162 | </vseg> |
---|
163 | <vseg name = "seg_nic" vbase = "0xB5000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_NIC" ident = "1" > |
---|
164 | <vobj name = "nic" type = "PERI" length = "0x00080000" /> |
---|
165 | </vseg> |
---|
166 | <vseg name = "seg_cma" vbase = "0xB6000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_CMA" ident = "1" > |
---|
167 | <vobj name = "cma" type = "PERI" length = "0x00008000" /> |
---|
168 | </vseg> |
---|
169 | <vseg name = "seg_rom" vbase = "0xBFC00000" mode = "CXW_" x = "0" y = "0" psegname = "PSEG_ROM" ident = "1" > |
---|
170 | <vobj name = "rom" type = "PERI" length = "0x00004000" /> |
---|
171 | </vseg> |
---|
172 | |
---|
173 | *** Segments for replicated ICUS / A[31:24] = 0xB0 / Increment = 0x10000 / Identity mapping in cluster 0 |
---|
174 | |
---|
175 | <vseg name = "seg_icu_0" vbase = "0xB0000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_XCU" ident = "1" > |
---|
176 | <vobj name = "icu_0" type = "PERI" length = "0x00001000" /> |
---|
177 | </vseg> |
---|
178 | <vseg name = "seg_icu_1" vbase = "0xB0010000" mode = "__W_" x = "0" y = "1" psegname = "PSEG_XCU" > |
---|
179 | <vobj name = "icu_1" type = "PERI" length = "0x00001000" /> |
---|
180 | </vseg> |
---|
181 | <vseg name = "seg_icu_2" vbase = "0xB0100000" mode = "__W_" x = "1" y = "0" psegname = "PSEG_XCU" > |
---|
182 | <vobj name = "icu_2" type = "PERI" length = "0x00001000" /> |
---|
183 | </vseg> |
---|
184 | <vseg name = "seg_icu_3" vbase = "0xB0110000" mode = "__W_" x = "1" y = "1" psegname = "PSEG_XCU" > |
---|
185 | <vobj name = "icu_3" type = "PERI" length = "0x00001000" /> |
---|
186 | </vseg> |
---|
187 | |
---|
188 | *** segments for replicated DMAs / A[31:24] = 0xB1 / Increment = 0x10000 / Tdentity mapping in cluster 0 |
---|
189 | *** The peripheral type must be entirely defined by the 8 virtual address MSB bits (mask_type = 0xFF000000) |
---|
190 | *** The cluster id must be encoded in the next 8 virtual address bits (cluster_mask = 0x00FF0000) |
---|
191 | |
---|
192 | <vseg name = "seg_dma_0" vbase = "0xB1000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_DMA" ident = "1" > |
---|
193 | <vobj name = "dma_0" type = "PERI" length = "0x00008000" /> |
---|
194 | </vseg> |
---|
195 | <vseg name = "seg_dma_1" vbase = "0xB1010000" mode = "__W_" x = "0" y = "1" psegname = "PSEG_DMA" > |
---|
196 | <vobj name = "dma_1" type = "PERI" length = "0x00008000" /> |
---|
197 | </vseg> |
---|
198 | <vseg name = "seg_dma_2" vbase = "0xB1100000" mode = "__W_" x = "1" y = "0" psegname = "PSEG_DMA" > |
---|
199 | <vobj name = "dma_2" type = "PERI" length = "0x00008000" /> |
---|
200 | </vseg> |
---|
201 | <vseg name = "seg_dma_3" vbase = "0xB1110000" mode = "__W_" x = "1" y = "1" psegname = "PSEG_DMA" > |
---|
202 | <vobj name = "dma_3" type = "PERI" length = "0x00008000" /> |
---|
203 | </vseg> |
---|
204 | |
---|
205 | *** segments for replicated MMC / A[31:24] = 0xB8 / Increment = 0x10000 / Identity mapping in cluster 0 |
---|
206 | *** The peripheral type must be entirely defined by the 8 virtual address MSB bits (mask_type = 0xFF000000) |
---|
207 | *** The cluster id must be encoded in the next 8 virtual address bits (cluster_mask = 0x00FF0000) |
---|
208 | |
---|
209 | <vseg name = "seg_memc_0" vbase = "0xB8000000" mode = "__W_" x = "0" y = "0" psegname = "PSEG_MMC" ident = "1" > |
---|
210 | <vobj name = "memc_0" type = "PERI" length = "0x00001000" /> |
---|
211 | </vseg> |
---|
212 | <vseg name = "seg_memc_1" vbase = "0xB8010000" mode = "__W_" x = "0" y = "1" psegname = "PSEG_MMC" > |
---|
213 | <vobj name = "memc_1" type = "PERI" length = "0x00001000" /> |
---|
214 | </vseg> |
---|
215 | <vseg name = "seg_memc_2" vbase = "0xB8100000" mode = "__W_" x = "1" y = "0" psegname = "PSEG_MMC" > |
---|
216 | <vobj name = "memc_2" type = "PERI" length = "0x00001000" /> |
---|
217 | </vseg> |
---|
218 | <vseg name = "seg_memc_3" vbase = "0xB8110000" mode = "__W_" x = "1" y = "1" psegname = "PSEG_MMC" > |
---|
219 | <vobj name = "memc_3" type = "PERI" length = "0x00001000" /> |
---|
220 | </vseg> |
---|
221 | |
---|
222 | *** segments for replicated schedulers / A[31:28] = 0xF / Increment = 0x10000 |
---|
223 | *** The type must be entirely defined by the 8 virtual address MSB bits (mask_type = 0xFF000000) |
---|
224 | *** The cluster id must be encoded in the next 8 virtual address bits (cluster_mask = 0x00FF0000) |
---|
225 | |
---|
226 | <vseg name = "seg_sched_0" vbase = "0xF0000000" mode = "C_W_" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
227 | <vobj name = "sched_0" type = "SCHED" length = "0x00008000" /> |
---|
228 | </vseg> |
---|
229 | <vseg name = "seg_sched_1" vbase = "0xF0010000" mode = "C_W_" x = "0" y = "1" psegname = "PSEG_RAM" > |
---|
230 | <vobj name = "sched_1" type = "SCHED" length = "0x00008000" /> |
---|
231 | </vseg> |
---|
232 | <vseg name = "seg_sched_2" vbase = "0xF0100000" mode = "C_W_" x = "1" y = "0" psegname = "PSEG_RAM" > |
---|
233 | <vobj name = "sched_2" type = "SCHED" length = "0x00008000" /> |
---|
234 | </vseg> |
---|
235 | <vseg name = "seg_sched_3" vbase = "0xF0110000" mode = "C_W_" x = "1" y = "1" psegname = "PSEG_RAM" > |
---|
236 | <vobj name = "sched_3" type = "SCHED" length = "0x00008000" /> |
---|
237 | </vseg> |
---|
238 | *** |
---|
239 | </globalset> |
---|
240 | |
---|
241 | <vspaceset> |
---|
242 | |
---|
243 | *** For each vspace, the startname field is the name of the vobj containing the start_vector (entry point array) |
---|
244 | *** For each task, the startid field define the task entry point as an index in the start_vector |
---|
245 | *** For each task, the x,y and proclocid arguments define the task static placement |
---|
246 | *** For each task, the stackname field is the name of the vobj containing the task stack |
---|
247 | *** For each task, the heapname field is the name of the vobj containing the task heap |
---|
248 | |
---|
249 | <vspace name = "router" startname = "data" > |
---|
250 | <vseg name = "seg_code" vbase = "0x00400000" mode = "CX_U" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
251 | <vobj name = "code" type = "ELF" length = "0x00010000" binpath = "build/router/router.elf" /> |
---|
252 | </vseg> |
---|
253 | <vseg name = "seg_data" vbase = "0x00500000" mode = "__WU" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
254 | <vobj name = "data" type = "ELF" length = "0x00010000" binpath = "build/router/router.elf" /> |
---|
255 | </vseg> |
---|
256 | <vseg name = "seg_ptab" vbase = "0x00600000" mode = "C___" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
257 | <vobj name = "ptab" type = "PTAB" length = "0x00012000" align = "13" /> |
---|
258 | </vseg> |
---|
259 | <vseg name = "seg_stack_prod" vbase = "0x00700000" mode = "C_WU" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
260 | <vobj name = "stack_prod" type = "BUFFER" length = "0x00010000" /> |
---|
261 | <vobj name = "heap_prod" type = "BUFFER" length = "0x00010000" /> |
---|
262 | </vseg> |
---|
263 | <vseg name = "seg_stack_cons" vbase = "0x00800000" mode = "C_WU" x = "0" y = "1" psegname = "PSEG_RAM" > |
---|
264 | <vobj name = "stack_cons" type = "BUFFER" length = "0x00010000" /> |
---|
265 | <vobj name = "heap_cons" type = "BUFFER" length = "0x00010000" /> |
---|
266 | </vseg> |
---|
267 | <vseg name = "seg_stack_routA" vbase = "0x00900000" mode = "C_WU" x = "1" y = "0" psegname = "PSEG_RAM" > |
---|
268 | <vobj name = "stack_routA" type = "BUFFER" length = "0x00010000" /> |
---|
269 | <vobj name = "heap_routA" type = "BUFFER" length = "0x00010000" /> |
---|
270 | </vseg> |
---|
271 | <vseg name = "seg_stack_routB" vbase = "0x00A00000" mode = "C_WU" x = "1" y = "1" psegname = "PSEG_RAM" > |
---|
272 | <vobj name = "stack_routB" type = "BUFFER" length = "0x00010000" /> |
---|
273 | <vobj name = "heap_routB" type = "BUFFER" length = "0x00010000" /> |
---|
274 | </vseg> |
---|
275 | <vseg name = "seg_mwmrs" vbase = "0x00B00000" mode = "__WU" x = "0" y = "0" psegname = "PSEG_RAM" > |
---|
276 | <vobj name = "mwmr_in" type = "MWMR" length = "0x00000020" init = "1" /> |
---|
277 | <vobj name = "mwmr_out" type = "MWMR" length = "0x00000020" init = "1" /> |
---|
278 | </vseg> |
---|
279 | |
---|
280 | <task name = "producer" x = "0" y = "0" proclocid = "0" stackname = "stack_prod" heapname = "heap_prod" startid = "0" usetty = "1" /> |
---|
281 | <task name = "consumer" x = "0" y = "1" proclocid = "0" stackname = "stack_cons" heapname = "heap_cons" startid = "1" usetty = "1" /> |
---|
282 | <task name = "router_A" x = "1" y = "0" proclocid = "0" stackname = "stack_routA" heapname = "heap_routA" startid = "2" usetty = "1" /> |
---|
283 | <task name = "router_B" x = "1" y = "0" proclocid = "0" stackname = "stack_routB" heapname = "heap_routB" startid = "2" usetty = "1" /> |
---|
284 | </vspace> |
---|
285 | |
---|
286 | <vspace name = "hello" startname = "data" > |
---|
287 | <vseg name = "seg_code" vbase = "0x00400000" mode = "CX_U" x = "0" y = "1" psegname = "PSEG_RAM" > |
---|
288 | <vobj name = "code" type = "ELF" length = "0x00010000" binpath = "build/hello/hello.elf" /> |
---|
289 | </vseg> |
---|
290 | <vseg name = "seg_data" vbase = "0x00500000" mode = "C_WU" x = "0" y = "1" psegname = "PSEG_RAM" > |
---|
291 | <vobj name = "data" type = "ELF" length = "0x00010000" binpath = "build/hello/hello.elf" /> |
---|
292 | </vseg> |
---|
293 | <vseg name = "seg_ptab" vbase = "0x00600000" mode = "C___" x = "0" y = "1" psegname = "PSEG_RAM" > |
---|
294 | <vobj name = "ptab" type = "PTAB" length = "0x00012000" align = "13" /> |
---|
295 | </vseg> |
---|
296 | <vseg name = "seg_stack" vbase = "0x00700000" mode = "C_WU" x = "0" y = "1" psegname = "PSEG_RAM" > |
---|
297 | <vobj name = "stack" type = "BUFFER" length = "0x00010000" /> |
---|
298 | <vobj name = "heap" type = "BUFFER" length = "0x00010000" /> |
---|
299 | </vseg> |
---|
300 | |
---|
301 | <task name = "main_hello" x = "0" y = "1" proclocid = "0" stackname = "stack" heapname = "heap" startid = "0" usetty = "1" /> |
---|
302 | </vspace> |
---|
303 | |
---|
304 | <vspace name = "pgcd" startname = "data" > |
---|
305 | <vseg name = "seg_code" vbase = "0x00400000" mode = "CX_U" x = "1" y = "0" psegname = "PSEG_RAM" > |
---|
306 | <vobj name = "code" type = "ELF" length = "0x00010000" binpath = "build/pgcd/pgcd.elf" /> |
---|
307 | </vseg> |
---|
308 | <vseg name = "seg_data" vbase = "0x00500000" mode = "C_WU" x = "1" y = "0" psegname = "PSEG_RAM" > |
---|
309 | <vobj name = "data" type = "ELF" length = "0x00010000" binpath = "build/pgcd/pgcd.elf" /> |
---|
310 | </vseg> |
---|
311 | <vseg name = "seg_ptab" vbase = "0x00600000" mode = "C___" x = "1" y = "0" psegname = "PSEG_RAM" > |
---|
312 | <vobj name = "ptab" type = "PTAB" length = "0x00012000" align = "13" /> |
---|
313 | </vseg> |
---|
314 | <vseg name = "seg_stack" vbase = "0x00700000" mode = "C_WU" x = "1" y = "0" psegname = "PSEG_RAM" > |
---|
315 | <vobj name = "stack" type = "BUFFER" length = "0x00010000" /> |
---|
316 | <vobj name = "heap" type = "BUFFER" length = "0x00010000" /> |
---|
317 | </vseg> |
---|
318 | |
---|
319 | <task name = "main_pgcd" x = "1" y = "0" proclocid = "0" stackname = "stack" heapname = "heap" startid = "0" usetty = "1" /> |
---|
320 | </vspace> |
---|
321 | |
---|
322 | <vspace name = "display" startname = "data" > |
---|
323 | <vseg name = "seg_code" vbase = "0x00400000" mode = "CX_U" x = "1" y = "1" psegname = "PSEG_RAM" > |
---|
324 | <vobj name = "code" type = "ELF" length = "0x00010000" binpath = "build/display/display.elf" /> |
---|
325 | </vseg> |
---|
326 | <vseg name = "seg_data" vbase = "0x00500000" mode = "C_WU" x = "1" y = "1" psegname = "PSEG_RAM" > |
---|
327 | <vobj name = "data" type = "ELF" length = "0x00010000" binpath = "build/display/display.elf" /> |
---|
328 | </vseg> |
---|
329 | <vseg name = "seg_ptab" vbase = "0x00600000" mode = "C___" x = "1" y = "1" psegname = "PSEG_RAM" > |
---|
330 | <vobj name = "ptab" type = "PTAB" length = "0x00012000" align = "13" /> |
---|
331 | </vseg> |
---|
332 | <vseg name = "seg_stack" vbase = "0x00700000" mode = "C_WU" x = "1" y = "1" psegname = "PSEG_RAM" > |
---|
333 | <vobj name = "stack" type = "BUFFER" length = "0x00010000" /> |
---|
334 | <vobj name = "heap" type = "BUFFER" length = "0x00010000" /> |
---|
335 | </vseg> |
---|
336 | |
---|
337 | <task name = "main_display" x = "1" y = "1" proclocid = "0" stackname = "stack" heapname = "heap" startid = "0" usetty = "1" usecma = "1" /> |
---|
338 | </vspace> |
---|
339 | |
---|
340 | </vspaceset> |
---|
341 | </mapping_info> |
---|