[77] | 1 | /* |
---|
| 2 | * $Id: test.cpp 97 2008-12-19 15:34:00Z rosiere $ |
---|
| 3 | * |
---|
| 4 | * [ Description ] |
---|
| 5 | * |
---|
| 6 | * Test |
---|
| 7 | */ |
---|
| 8 | |
---|
| 9 | #include "Behavioural/Core/Multi_Execute_loop/Execute_loop/Network/Execution_unit_to_Write_unit/SelfTest/include/test.h" |
---|
| 10 | #include "Common/include/BitManipulation.h" |
---|
| 11 | #include "Behavioural/include/Allocation.h" |
---|
| 12 | #include <set> |
---|
| 13 | |
---|
| 14 | |
---|
| 15 | class entry_t |
---|
| 16 | { |
---|
| 17 | public : Tcontext_t _context_id ; |
---|
| 18 | public : Tcontext_t _front_end_id ; |
---|
| 19 | public : Tcontext_t _ooo_engine_id ; |
---|
| 20 | public : Tpacket_t _packet_id ; |
---|
| 21 | //public : Toperation_t _operation ; |
---|
[97] | 22 | //public : Ttype_t _type ; |
---|
[77] | 23 | public : Tcontrol_t _write_rd ; |
---|
| 24 | public : Tgeneral_address_t _num_reg_rd ; |
---|
| 25 | public : Tgeneral_data_t _data_rd ; |
---|
| 26 | public : Tcontrol_t _write_re ; |
---|
| 27 | public : Tspecial_address_t _num_reg_re ; |
---|
| 28 | public : Tspecial_data_t _data_re ; |
---|
| 29 | public : Texception_t _exception ; |
---|
| 30 | public : Tcontrol_t _no_sequence ; |
---|
| 31 | public : Tgeneral_data_t _address ; |
---|
| 32 | |
---|
| 33 | public : entry_t (Tcontext_t context_id , |
---|
| 34 | Tcontext_t front_end_id , |
---|
| 35 | Tcontext_t ooo_engine_id , |
---|
| 36 | Tpacket_t packet_id , |
---|
| 37 | // Toperation_t operation , |
---|
[97] | 38 | // Ttype_t type , |
---|
[77] | 39 | Tcontrol_t write_rd , |
---|
| 40 | Tgeneral_address_t num_reg_rd , |
---|
| 41 | Tgeneral_data_t data_rd , |
---|
| 42 | Tcontrol_t write_re , |
---|
| 43 | Tspecial_address_t num_reg_re , |
---|
| 44 | Tspecial_data_t data_re , |
---|
| 45 | Texception_t exception , |
---|
| 46 | Tcontrol_t no_sequence , |
---|
| 47 | Tgeneral_data_t address ) |
---|
| 48 | { |
---|
| 49 | _context_id = context_id ; |
---|
| 50 | _front_end_id = front_end_id ; |
---|
| 51 | _ooo_engine_id = ooo_engine_id; |
---|
| 52 | _packet_id = packet_id ; |
---|
| 53 | // _operation = operation ; |
---|
[97] | 54 | // _type = type ; |
---|
[77] | 55 | _write_rd = write_rd ; |
---|
| 56 | _num_reg_rd = num_reg_rd ; |
---|
| 57 | _data_rd = data_rd ; |
---|
| 58 | _write_re = write_re ; |
---|
| 59 | _num_reg_re = num_reg_re ; |
---|
| 60 | _data_re = data_re ; |
---|
| 61 | _exception = exception ; |
---|
| 62 | _no_sequence = no_sequence ; |
---|
| 63 | _address = address ; |
---|
| 64 | } |
---|
| 65 | }; |
---|
| 66 | |
---|
| 67 | void test (string name, |
---|
| 68 | morpheo::behavioural::core::multi_execute_loop::execute_loop::network::execution_unit_to_write_unit::Parameters * _param) |
---|
| 69 | { |
---|
| 70 | msg(_("<%s> : Simulation SystemC.\n"),name.c_str()); |
---|
| 71 | |
---|
| 72 | #ifdef STATISTICS |
---|
| 73 | morpheo::behavioural::Parameters_Statistics * _parameters_statistics = new morpheo::behavioural::Parameters_Statistics (5,50); |
---|
| 74 | #endif |
---|
| 75 | |
---|
[88] | 76 | Tusage_t _usage = USE_ALL; |
---|
| 77 | |
---|
| 78 | // _usage = usage_unset(_usage,USE_SYSTEMC ); |
---|
| 79 | // _usage = usage_unset(_usage,USE_VHDL ); |
---|
| 80 | // _usage = usage_unset(_usage,USE_VHDL_TESTBENCH ); |
---|
| 81 | // _usage = usage_unset(_usage,USE_VHDL_TESTBENCH_ASSERT); |
---|
| 82 | // _usage = usage_unset(_usage,USE_POSITION ); |
---|
| 83 | _usage = usage_unset(_usage,USE_STATISTICS ); |
---|
| 84 | // _usage = usage_unset(_usage,USE_INFORMATION ); |
---|
| 85 | |
---|
[82] | 86 | Execution_unit_to_Write_unit * _Execution_unit_to_Write_unit = new Execution_unit_to_Write_unit |
---|
| 87 | (name.c_str(), |
---|
[77] | 88 | #ifdef STATISTICS |
---|
[82] | 89 | _parameters_statistics, |
---|
[77] | 90 | #endif |
---|
[82] | 91 | _param, |
---|
[88] | 92 | _usage); |
---|
[77] | 93 | |
---|
| 94 | #ifdef SYSTEMC |
---|
| 95 | /********************************************************************* |
---|
| 96 | * Déclarations des signaux |
---|
| 97 | *********************************************************************/ |
---|
| 98 | string rename; |
---|
| 99 | |
---|
| 100 | sc_clock * in_CLOCK = new sc_clock ("clock", 1.0, 0.5); |
---|
| 101 | sc_signal<Tcontrol_t> * in_NRESET = new sc_signal<Tcontrol_t> ("NRESET"); |
---|
| 102 | |
---|
[88] | 103 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_VAL ," in_EXECUTE_UNIT_OUT_VAL ",Tcontrol_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 104 | ALLOC2_SC_SIGNAL(out_EXECUTE_UNIT_OUT_ACK ,"out_EXECUTE_UNIT_OUT_ACK ",Tcontrol_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 105 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_CONTEXT_ID ," in_EXECUTE_UNIT_OUT_CONTEXT_ID ",Tcontext_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 106 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_FRONT_END_ID ," in_EXECUTE_UNIT_OUT_FRONT_END_ID ",Tcontext_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 107 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_OOO_ENGINE_ID," in_EXECUTE_UNIT_OUT_OOO_ENGINE_ID",Tcontext_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 108 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_PACKET_ID ," in_EXECUTE_UNIT_OUT_PACKET_ID ",Tpacket_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 109 | //ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_OPERATION ," in_EXECUTE_UNIT_OUT_OPERATION ",Toperation_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[97] | 110 | //ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_TYPE ," in_EXECUTE_UNIT_OUT_TYPE ",Ttype_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[88] | 111 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_WRITE_RD ," in_EXECUTE_UNIT_OUT_WRITE_RD ",Tcontrol_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 112 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_NUM_REG_RD ," in_EXECUTE_UNIT_OUT_NUM_REG_RD ",Tgeneral_address_t,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 113 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_DATA_RD ," in_EXECUTE_UNIT_OUT_DATA_RD ",Tgeneral_data_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 114 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_WRITE_RE ," in_EXECUTE_UNIT_OUT_WRITE_RE ",Tcontrol_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 115 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_NUM_REG_RE ," in_EXECUTE_UNIT_OUT_NUM_REG_RE ",Tspecial_address_t,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 116 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_DATA_RE ," in_EXECUTE_UNIT_OUT_DATA_RE ",Tspecial_data_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 117 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_EXCEPTION ," in_EXECUTE_UNIT_OUT_EXCEPTION ",Texception_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 118 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_NO_SEQUENCE ," in_EXECUTE_UNIT_OUT_NO_SEQUENCE ",Tcontrol_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[97] | 119 | ALLOC2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_ADDRESS ," in_EXECUTE_UNIT_OUT_ADDRESS ",Taddress_t ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[88] | 120 | |
---|
[77] | 121 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_VAL ,"out_WRITE_UNIT_IN_VAL ",Tcontrol_t ,_param->_nb_write_unit ); |
---|
| 122 | ALLOC1_SC_SIGNAL( in_WRITE_UNIT_IN_ACK ," in_WRITE_UNIT_IN_ACK ",Tcontrol_t ,_param->_nb_write_unit ); |
---|
| 123 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_CONTEXT_ID ,"out_WRITE_UNIT_IN_CONTEXT_ID ",Tcontext_t ,_param->_nb_write_unit ); |
---|
| 124 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_FRONT_END_ID ,"out_WRITE_UNIT_IN_FRONT_END_ID ",Tcontext_t ,_param->_nb_write_unit ); |
---|
| 125 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_OOO_ENGINE_ID ,"out_WRITE_UNIT_IN_OOO_ENGINE_ID ",Tcontext_t ,_param->_nb_write_unit ); |
---|
| 126 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_PACKET_ID ,"out_WRITE_UNIT_IN_PACKET_ID ",Tpacket_t ,_param->_nb_write_unit ); |
---|
| 127 | //ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_OPERATION ,"out_WRITE_UNIT_IN_OPERATION ",Toperation_t ,_param->_nb_write_unit ); |
---|
[97] | 128 | //ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_TYPE ,"out_WRITE_UNIT_IN_TYPE ",Ttype_t ,_param->_nb_write_unit ); |
---|
[77] | 129 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_WRITE_RD ,"out_WRITE_UNIT_IN_WRITE_RD ",Tcontrol_t ,_param->_nb_write_unit ); |
---|
| 130 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_NUM_REG_RD ,"out_WRITE_UNIT_IN_NUM_REG_RD ",Tgeneral_address_t,_param->_nb_write_unit ); |
---|
| 131 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_DATA_RD ,"out_WRITE_UNIT_IN_DATA_RD ",Tgeneral_data_t ,_param->_nb_write_unit ); |
---|
| 132 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_WRITE_RE ,"out_WRITE_UNIT_IN_WRITE_RE ",Tcontrol_t ,_param->_nb_write_unit ); |
---|
| 133 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_NUM_REG_RE ,"out_WRITE_UNIT_IN_NUM_REG_RE ",Tspecial_address_t,_param->_nb_write_unit ); |
---|
| 134 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_DATA_RE ,"out_WRITE_UNIT_IN_DATA_RE ",Tspecial_data_t ,_param->_nb_write_unit ); |
---|
| 135 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_EXCEPTION ,"out_WRITE_UNIT_IN_EXCEPTION ",Texception_t ,_param->_nb_write_unit ); |
---|
| 136 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_NO_SEQUENCE ,"out_WRITE_UNIT_IN_NO_SEQUENCE ",Tcontrol_t ,_param->_nb_write_unit ); |
---|
[97] | 137 | ALLOC1_SC_SIGNAL(out_WRITE_UNIT_IN_ADDRESS ,"out_WRITE_UNIT_IN_ADDRESS ",Taddress_t ,_param->_nb_write_unit ); |
---|
[77] | 138 | |
---|
| 139 | /******************************************************** |
---|
| 140 | * Instanciation |
---|
| 141 | ********************************************************/ |
---|
| 142 | |
---|
| 143 | msg(_("<%s> : Instanciation of _Execution_unit_to_Write_unit.\n"),name.c_str()); |
---|
| 144 | |
---|
| 145 | (*(_Execution_unit_to_Write_unit->in_CLOCK)) (*(in_CLOCK)); |
---|
| 146 | (*(_Execution_unit_to_Write_unit->in_NRESET)) (*(in_NRESET)); |
---|
| 147 | |
---|
[88] | 148 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_VAL ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 149 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit,out_EXECUTE_UNIT_OUT_ACK ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[77] | 150 | if (_param->_have_port_context_id) |
---|
[88] | 151 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_CONTEXT_ID ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[77] | 152 | if (_param->_have_port_front_end_id) |
---|
[88] | 153 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_FRONT_END_ID ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[77] | 154 | if (_param->_have_port_ooo_engine_id) |
---|
[88] | 155 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_OOO_ENGINE_ID,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 156 | if (_param->_have_port_rob_ptr ) |
---|
| 157 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_PACKET_ID ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 158 | //INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_OPERATION ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[97] | 159 | //INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_TYPE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[88] | 160 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_WRITE_RD ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 161 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_NUM_REG_RD ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 162 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_DATA_RD ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 163 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_WRITE_RE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 164 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_NUM_REG_RE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 165 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_DATA_RE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 166 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_EXCEPTION ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 167 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_NO_SEQUENCE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 168 | INSTANCE2_SC_SIGNAL(_Execution_unit_to_Write_unit, in_EXECUTE_UNIT_OUT_ADDRESS ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[77] | 169 | |
---|
| 170 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_VAL ,_param->_nb_write_unit ); |
---|
| 171 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit, in_WRITE_UNIT_IN_ACK ,_param->_nb_write_unit ); |
---|
| 172 | if (_param->_have_port_context_id) |
---|
| 173 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_CONTEXT_ID ,_param->_nb_write_unit ); |
---|
| 174 | if (_param->_have_port_front_end_id) |
---|
| 175 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_FRONT_END_ID ,_param->_nb_write_unit ); |
---|
| 176 | if (_param->_have_port_ooo_engine_id) |
---|
| 177 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_OOO_ENGINE_ID ,_param->_nb_write_unit ); |
---|
[88] | 178 | if (_param->_have_port_rob_ptr ) |
---|
[77] | 179 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_PACKET_ID ,_param->_nb_write_unit ); |
---|
| 180 | //INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_OPERATION ,_param->_nb_write_unit ); |
---|
[97] | 181 | //INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_TYPE ,_param->_nb_write_unit ); |
---|
[77] | 182 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_WRITE_RD ,_param->_nb_write_unit ); |
---|
| 183 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_NUM_REG_RD ,_param->_nb_write_unit ); |
---|
| 184 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_DATA_RD ,_param->_nb_write_unit ); |
---|
| 185 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_WRITE_RE ,_param->_nb_write_unit ); |
---|
| 186 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_NUM_REG_RE ,_param->_nb_write_unit ); |
---|
| 187 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_DATA_RE ,_param->_nb_write_unit ); |
---|
| 188 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_EXCEPTION ,_param->_nb_write_unit ); |
---|
| 189 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_NO_SEQUENCE ,_param->_nb_write_unit ); |
---|
| 190 | INSTANCE1_SC_SIGNAL(_Execution_unit_to_Write_unit,out_WRITE_UNIT_IN_ADDRESS ,_param->_nb_write_unit ); |
---|
| 191 | |
---|
| 192 | msg(_("<%s> : Start Simulation ............\n"),name.c_str()); |
---|
| 193 | |
---|
| 194 | Time * _time = new Time(); |
---|
| 195 | |
---|
| 196 | /******************************************************** |
---|
| 197 | * Simulation - Begin |
---|
| 198 | ********************************************************/ |
---|
| 199 | |
---|
| 200 | // Initialisation |
---|
| 201 | |
---|
| 202 | const uint32_t seed = 0; |
---|
| 203 | // const uint32_t seed = static_cast<uint32_t>(time(NULL)); |
---|
| 204 | |
---|
| 205 | srand(seed); |
---|
| 206 | |
---|
| 207 | const int32_t percent_transaction_in = 75; |
---|
| 208 | const int32_t percent_transaction_out = 75; |
---|
| 209 | |
---|
[88] | 210 | set<Tcontext_t> execute_unit_thread [_param->_nb_execute_unit][_param->_max_nb_execute_unit_port]; |
---|
[77] | 211 | |
---|
| 212 | for (uint32_t i=0; i<_param->_nb_execute_unit; i++) |
---|
[88] | 213 | for (uint32_t ii=0; ii<_param->_nb_execute_unit_port[i]; ii++) |
---|
| 214 | for (uint32_t j=0; j<_param->_nb_write_unit; j++) |
---|
| 215 | if (_param->_table_routing[i][ii][j]) |
---|
| 216 | for (uint32_t k=0; k<_param->_nb_thread; k++) |
---|
| 217 | if (_param->_table_thread[j][k]) |
---|
| 218 | { |
---|
| 219 | execute_unit_thread [i][ii].insert(k); |
---|
| 220 | } |
---|
| 221 | |
---|
[77] | 222 | SC_START(0); |
---|
| 223 | LABEL("Initialisation"); |
---|
| 224 | |
---|
| 225 | LABEL("Reset"); |
---|
| 226 | in_NRESET->write(0); |
---|
| 227 | SC_START(5); |
---|
| 228 | in_NRESET->write(1); |
---|
| 229 | |
---|
| 230 | LABEL("Loop of Test"); |
---|
| 231 | |
---|
| 232 | for (uint32_t iteration=0; iteration<NB_ITERATION; iteration ++) |
---|
| 233 | { |
---|
| 234 | LABEL("Iteration %d",iteration); |
---|
| 235 | |
---|
[88] | 236 | list<entry_t> request [_param->_nb_execute_unit][_param->_max_nb_execute_unit_port]; |
---|
[77] | 237 | |
---|
| 238 | uint32_t nb_request_in; |
---|
| 239 | for (nb_request_in=0; nb_request_in < _param->_nb_packet; ) |
---|
| 240 | for (uint32_t i=0; i<_param->_nb_execute_unit; i++) |
---|
[88] | 241 | for (uint32_t j=0; j<_param->_nb_execute_unit_port[i]; j++) |
---|
| 242 | { |
---|
| 243 | if (nb_request_in >= _param->_nb_packet) |
---|
| 244 | break; |
---|
| 245 | |
---|
| 246 | Tcontext_t context_id ; |
---|
| 247 | Tcontext_t front_end_id ; |
---|
| 248 | Tcontext_t ooo_engine_id; |
---|
| 249 | Tcontext_t num_thread ; |
---|
| 250 | |
---|
| 251 | // Find compatible thread |
---|
| 252 | do |
---|
| 253 | { |
---|
| 254 | context_id = range<Tcontext_t> (rand(), _param->_size_context_id ); |
---|
| 255 | front_end_id = range<Tcontext_t> (rand(), _param->_size_front_end_id ); |
---|
| 256 | ooo_engine_id = range<Tcontext_t> (rand(), _param->_size_ooo_engine_id); |
---|
| 257 | num_thread = get_num_thread (context_id , _param->_size_context_id , |
---|
| 258 | front_end_id , _param->_size_front_end_id , |
---|
| 259 | ooo_engine_id, _param->_size_ooo_engine_id); |
---|
| 260 | } |
---|
| 261 | while (execute_unit_thread[i][j].find(num_thread) == execute_unit_thread[i][j].end()); |
---|
| 262 | |
---|
| 263 | request[i][j].push_back(entry_t (context_id , |
---|
| 264 | front_end_id , |
---|
| 265 | ooo_engine_id, |
---|
| 266 | nb_request_in, |
---|
[97] | 267 | // range<Toperation_t > (rand(), _param->_size_operation ), |
---|
| 268 | // range<Ttype_t > (rand(), _param->_size_type ), |
---|
[88] | 269 | range<Tcontrol_t > (rand(), 2 ), |
---|
| 270 | range<Tgeneral_address_t> (rand(), _param->_size_general_register), |
---|
| 271 | range<Tgeneral_data_t > (rand(), _param->_size_general_data ), |
---|
| 272 | range<Tcontrol_t > (rand(), 2 ), |
---|
| 273 | range<Tspecial_address_t> (rand(), _param->_size_special_register), |
---|
| 274 | range<Tspecial_data_t > (rand(), _param->_size_special_data ), |
---|
| 275 | range<Texception_t > (rand(), _param->_size_exception ), |
---|
| 276 | range<Tcontrol_t > (rand(), 2 ), |
---|
| 277 | range<Tgeneral_data_t > (rand(), _param->_size_general_data ) |
---|
| 278 | )); |
---|
| 279 | |
---|
| 280 | nb_request_in++; |
---|
| 281 | } |
---|
[77] | 282 | |
---|
| 283 | uint32_t nb_request_out = 0; |
---|
| 284 | |
---|
| 285 | while (nb_request_out < nb_request_in) |
---|
| 286 | { |
---|
| 287 | for (uint32_t i=0; i<_param->_nb_execute_unit; i++) |
---|
[88] | 288 | for (uint32_t j=0; j<_param->_nb_execute_unit_port[i]; j++) |
---|
| 289 | { |
---|
| 290 | bool val = not request[i][j].empty() and ((rand()%100) < percent_transaction_in); |
---|
[77] | 291 | |
---|
[88] | 292 | in_EXECUTE_UNIT_OUT_VAL [i][j]->write(val); |
---|
| 293 | |
---|
| 294 | if (val) |
---|
| 295 | { |
---|
| 296 | in_EXECUTE_UNIT_OUT_CONTEXT_ID [i][j] ->write(request[i][j].front()._context_id ); |
---|
| 297 | in_EXECUTE_UNIT_OUT_FRONT_END_ID [i][j] ->write(request[i][j].front()._front_end_id ); |
---|
| 298 | in_EXECUTE_UNIT_OUT_OOO_ENGINE_ID [i][j] ->write(request[i][j].front()._ooo_engine_id ); |
---|
| 299 | in_EXECUTE_UNIT_OUT_PACKET_ID [i][j] ->write(request[i][j].front()._packet_id ); |
---|
| 300 | // in_EXECUTE_UNIT_OUT_OPERATION [i][j] ->write(request[i][j].front()._operation ); |
---|
[97] | 301 | // in_EXECUTE_UNIT_OUT_TYPE [i][j] ->write(request[i][j].front()._type ); |
---|
[88] | 302 | in_EXECUTE_UNIT_OUT_WRITE_RD [i][j] ->write(request[i][j].front()._write_rd ); |
---|
| 303 | in_EXECUTE_UNIT_OUT_NUM_REG_RD [i][j] ->write(request[i][j].front()._num_reg_rd ); |
---|
| 304 | in_EXECUTE_UNIT_OUT_DATA_RD [i][j] ->write(request[i][j].front()._data_rd ); |
---|
| 305 | in_EXECUTE_UNIT_OUT_WRITE_RE [i][j] ->write(request[i][j].front()._write_re ); |
---|
| 306 | in_EXECUTE_UNIT_OUT_NUM_REG_RE [i][j] ->write(request[i][j].front()._num_reg_re ); |
---|
| 307 | in_EXECUTE_UNIT_OUT_DATA_RE [i][j] ->write(request[i][j].front()._data_re ); |
---|
| 308 | in_EXECUTE_UNIT_OUT_EXCEPTION [i][j] ->write(request[i][j].front()._exception ); |
---|
| 309 | in_EXECUTE_UNIT_OUT_NO_SEQUENCE [i][j] ->write(request[i][j].front()._no_sequence ); |
---|
| 310 | in_EXECUTE_UNIT_OUT_ADDRESS [i][j] ->write(request[i][j].front()._address ); |
---|
| 311 | } |
---|
| 312 | } |
---|
[77] | 313 | |
---|
| 314 | for (uint32_t i=0; i<_param->_nb_write_unit; i++) |
---|
| 315 | in_WRITE_UNIT_IN_ACK [i]->write((rand()%100) < percent_transaction_out); |
---|
| 316 | |
---|
| 317 | SC_START(0); |
---|
| 318 | |
---|
| 319 | for (uint32_t i=0; i<_param->_nb_execute_unit; i++) |
---|
[88] | 320 | for (uint32_t j=0; j<_param->_nb_execute_unit_port[i]; j++) |
---|
| 321 | if (in_EXECUTE_UNIT_OUT_VAL [i][j]->read() and out_EXECUTE_UNIT_OUT_ACK [i][j]->read()) |
---|
| 322 | { |
---|
| 323 | LABEL("EXECUTE_UNIT_OUT [%d][%d] - Transaction accepted",i,j); |
---|
| 324 | } |
---|
| 325 | |
---|
[77] | 326 | for (uint32_t i=0; i<_param->_nb_write_unit; i++) |
---|
| 327 | if (out_WRITE_UNIT_IN_VAL [i]->read() and in_WRITE_UNIT_IN_ACK [i]->read()) |
---|
| 328 | { |
---|
| 329 | LABEL("WRITE_UNIT_IN [%d] - Transaction accepted (%d)",i,nb_request_out); |
---|
| 330 | nb_request_out ++; |
---|
| 331 | |
---|
[88] | 332 | Tpacket_t packet = (_param->_have_port_rob_ptr )?out_WRITE_UNIT_IN_PACKET_ID[i]->read():0; |
---|
| 333 | LABEL(" * packet : %d",packet); |
---|
[77] | 334 | |
---|
| 335 | // find execute_unit |
---|
[88] | 336 | uint32_t x = 0; |
---|
| 337 | uint32_t y = 0; |
---|
| 338 | bool find = false; |
---|
| 339 | for (x=0; x<_param->_nb_execute_unit; x++) |
---|
| 340 | { |
---|
| 341 | for (y=0; y<_param->_nb_execute_unit_port[x]; y++) |
---|
| 342 | if (packet == ((_param->_have_port_rob_ptr )?request[x][y].front()._packet_id:0)) |
---|
| 343 | { |
---|
| 344 | find = true; |
---|
| 345 | break; |
---|
| 346 | } |
---|
| 347 | if (find) |
---|
| 348 | break; |
---|
| 349 | } |
---|
[77] | 350 | |
---|
[88] | 351 | LABEL(" * execute_unit source : %d",x); |
---|
| 352 | LABEL(" * execute_unit port : %d",y); |
---|
| 353 | TEST(bool,x<_param->_nb_execute_unit, true); |
---|
| 354 | TEST(bool,y<_param->_nb_execute_unit_port[x],true); |
---|
| 355 | |
---|
| 356 | if (_param->_have_port_rob_ptr ) |
---|
| 357 | TEST(Tpacket_t ,packet , request[x][y].front()._packet_id ); |
---|
[77] | 358 | |
---|
| 359 | // Authorised link ? execute_unit -> write_unit |
---|
[88] | 360 | TEST(bool, _param->_table_routing[x][y][i], true); |
---|
[77] | 361 | |
---|
| 362 | if (_param->_have_port_context_id) |
---|
[88] | 363 | TEST(Tcontext_t ,out_WRITE_UNIT_IN_CONTEXT_ID [i]->read(), request[x][y].front()._context_id ); |
---|
[77] | 364 | if (_param->_have_port_front_end_id) |
---|
[88] | 365 | TEST(Tcontext_t ,out_WRITE_UNIT_IN_FRONT_END_ID [i]->read(), request[x][y].front()._front_end_id ); |
---|
[77] | 366 | if (_param->_have_port_ooo_engine_id) |
---|
[88] | 367 | TEST(Tcontext_t ,out_WRITE_UNIT_IN_OOO_ENGINE_ID [i]->read(), request[x][y].front()._ooo_engine_id ); |
---|
| 368 | // TEST(Toperation_t ,out_WRITE_UNIT_IN_OPERATION [i]->read(), request[x][y].front()._operation ); |
---|
[97] | 369 | // TEST(Ttype_t ,out_WRITE_UNIT_IN_TYPE [i]->read(), request[x][y].front()._type ); |
---|
[88] | 370 | TEST(Tcontrol_t ,out_WRITE_UNIT_IN_WRITE_RD [i]->read(), request[x][y].front()._write_rd ); |
---|
| 371 | TEST(Tgeneral_address_t,out_WRITE_UNIT_IN_NUM_REG_RD [i]->read(), request[x][y].front()._num_reg_rd ); |
---|
| 372 | TEST(Tgeneral_data_t ,out_WRITE_UNIT_IN_DATA_RD [i]->read(), request[x][y].front()._data_rd ); |
---|
| 373 | TEST(Tcontrol_t ,out_WRITE_UNIT_IN_WRITE_RE [i]->read(), request[x][y].front()._write_re ); |
---|
| 374 | TEST(Tspecial_address_t,out_WRITE_UNIT_IN_NUM_REG_RE [i]->read(), request[x][y].front()._num_reg_re ); |
---|
| 375 | TEST(Tspecial_data_t ,out_WRITE_UNIT_IN_DATA_RE [i]->read(), request[x][y].front()._data_re ); |
---|
| 376 | TEST(Texception_t ,out_WRITE_UNIT_IN_EXCEPTION [i]->read(), request[x][y].front()._exception ); |
---|
| 377 | TEST(Tcontrol_t ,out_WRITE_UNIT_IN_NO_SEQUENCE [i]->read(), request[x][y].front()._no_sequence ); |
---|
| 378 | TEST(Tgeneral_data_t ,out_WRITE_UNIT_IN_ADDRESS [i]->read(), request[x][y].front()._address ); |
---|
[77] | 379 | |
---|
[88] | 380 | request[x][y].pop_front(); |
---|
[77] | 381 | } |
---|
| 382 | SC_START(1); |
---|
| 383 | } |
---|
| 384 | |
---|
| 385 | } |
---|
| 386 | |
---|
| 387 | /******************************************************** |
---|
| 388 | * Simulation - End |
---|
| 389 | ********************************************************/ |
---|
| 390 | |
---|
| 391 | TEST_OK ("End of Simulation"); |
---|
| 392 | delete _time; |
---|
| 393 | |
---|
| 394 | msg(_("<%s> : ............ Stop Simulation\n"),name.c_str()); |
---|
| 395 | |
---|
| 396 | delete in_CLOCK; |
---|
| 397 | delete in_NRESET; |
---|
| 398 | |
---|
[88] | 399 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_VAL ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 400 | DELETE2_SC_SIGNAL(out_EXECUTE_UNIT_OUT_ACK ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 401 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_CONTEXT_ID ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 402 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_FRONT_END_ID ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 403 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_OOO_ENGINE_ID,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 404 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_PACKET_ID ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 405 | //DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_OPERATION ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[97] | 406 | //DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_TYPE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[88] | 407 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_WRITE_RD ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 408 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_NUM_REG_RD ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 409 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_DATA_RD ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 410 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_WRITE_RE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 411 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_NUM_REG_RE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 412 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_DATA_RE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 413 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_EXCEPTION ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 414 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_NO_SEQUENCE ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
| 415 | DELETE2_SC_SIGNAL( in_EXECUTE_UNIT_OUT_ADDRESS ,_param->_nb_execute_unit,_param->_nb_execute_unit_port[it1]); |
---|
[77] | 416 | |
---|
[88] | 417 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_VAL ,_param->_nb_write_unit ); |
---|
| 418 | DELETE1_SC_SIGNAL( in_WRITE_UNIT_IN_ACK ,_param->_nb_write_unit ); |
---|
| 419 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_CONTEXT_ID ,_param->_nb_write_unit ); |
---|
| 420 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_FRONT_END_ID ,_param->_nb_write_unit ); |
---|
| 421 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_OOO_ENGINE_ID ,_param->_nb_write_unit ); |
---|
| 422 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_PACKET_ID ,_param->_nb_write_unit ); |
---|
| 423 | //DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_OPERATION ,_param->_nb_write_unit ); |
---|
[97] | 424 | //DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_TYPE ,_param->_nb_write_unit ); |
---|
[88] | 425 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_WRITE_RD ,_param->_nb_write_unit ); |
---|
| 426 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_NUM_REG_RD ,_param->_nb_write_unit ); |
---|
| 427 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_DATA_RD ,_param->_nb_write_unit ); |
---|
| 428 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_WRITE_RE ,_param->_nb_write_unit ); |
---|
| 429 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_NUM_REG_RE ,_param->_nb_write_unit ); |
---|
| 430 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_DATA_RE ,_param->_nb_write_unit ); |
---|
| 431 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_EXCEPTION ,_param->_nb_write_unit ); |
---|
| 432 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_NO_SEQUENCE ,_param->_nb_write_unit ); |
---|
| 433 | DELETE1_SC_SIGNAL(out_WRITE_UNIT_IN_ADDRESS ,_param->_nb_write_unit ); |
---|
[77] | 434 | #endif |
---|
| 435 | |
---|
| 436 | delete _Execution_unit_to_Write_unit; |
---|
| 437 | #ifdef STATISTICS |
---|
| 438 | delete _parameters_statistics; |
---|
| 439 | #endif |
---|
| 440 | } |
---|