[78] | 1 | #ifndef morpheo_behavioural_core_multi_front_end_front_end_ifetch_unit_ifetch_queue_Ifetch_queue_h |
---|
| 2 | #define morpheo_behavioural_core_multi_front_end_front_end_ifetch_unit_ifetch_queue_Ifetch_queue_h |
---|
| 3 | |
---|
| 4 | /* |
---|
| 5 | * $Id: Ifetch_queue.h 82 2008-05-01 16:48:45Z rosiere $ |
---|
| 6 | * |
---|
| 7 | * [ Description ] |
---|
| 8 | * |
---|
| 9 | */ |
---|
| 10 | |
---|
| 11 | #ifdef SYSTEMC |
---|
| 12 | #include "systemc.h" |
---|
| 13 | #endif |
---|
| 14 | |
---|
| 15 | #include <iostream> |
---|
| 16 | #include "Common/include/ToString.h" |
---|
| 17 | #include "Common/include/Debug.h" |
---|
| 18 | |
---|
| 19 | #include "Behavioural/Core/Multi_Front_end/Front_end/Ifetch_unit/Ifetch_queue/include/Types.h" |
---|
| 20 | #include "Behavioural/Core/Multi_Front_end/Front_end/Ifetch_unit/Ifetch_queue/include/Parameters.h" |
---|
| 21 | #ifdef STATISTICS |
---|
| 22 | #include "Behavioural/include/Stat.h" |
---|
| 23 | #endif |
---|
| 24 | #include "Behavioural/include/Component.h" |
---|
| 25 | #ifdef VHDL |
---|
| 26 | #include "Behavioural/include/Vhdl.h" |
---|
| 27 | #endif |
---|
| 28 | #include "Behavioural/include/Usage.h" |
---|
| 29 | |
---|
| 30 | namespace morpheo { |
---|
| 31 | namespace behavioural { |
---|
| 32 | |
---|
| 33 | namespace core { |
---|
| 34 | namespace multi_front_end { |
---|
| 35 | namespace front_end { |
---|
| 36 | namespace ifetch_unit { |
---|
| 37 | namespace ifetch_queue { |
---|
| 38 | |
---|
| 39 | class Ifetch_queue |
---|
| 40 | #if SYSTEMC |
---|
| 41 | : public sc_module |
---|
| 42 | #endif |
---|
| 43 | { |
---|
| 44 | // -----[ fields ]---------------------------------------------------- |
---|
| 45 | // Parameters |
---|
| 46 | protected : const std::string _name; |
---|
| 47 | protected : const Parameters * _param; |
---|
| 48 | private : const Tusage_t _usage; |
---|
| 49 | |
---|
| 50 | #ifdef STATISTICS |
---|
| 51 | public : Stat * _stat; |
---|
| 52 | private : counter_t * _sum_use_queue ; |
---|
| 53 | private : counter_t * _sum_use_queue_wait_rsp; |
---|
| 54 | private : counter_t * _sum_use_queue_have_rsp; |
---|
| 55 | private : counter_t * _sum_use_queue_error_wait_rsp; |
---|
| 56 | |
---|
| 57 | private : counter_t * _sum_inst_enable; |
---|
| 58 | private : counter_t * _sum_transaction_address; |
---|
| 59 | |
---|
| 60 | private : counter_t * _average_occupation_bundle; |
---|
| 61 | #endif |
---|
| 62 | |
---|
| 63 | public : Component * _component; |
---|
| 64 | private : Interfaces * _interfaces; |
---|
| 65 | |
---|
| 66 | #ifdef SYSTEMC |
---|
| 67 | // ~~~~~[ Interface ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 68 | // ~~~~~[ Interface : "" ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 69 | public : SC_CLOCK * in_CLOCK ; |
---|
| 70 | public : SC_IN (Tcontrol_t) * in_NRESET ; |
---|
| 71 | |
---|
| 72 | // ~~~~~[ Interface : "address" ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 73 | public : SC_IN (Tcontrol_t ) * in_ADDRESS_VAL ; |
---|
| 74 | public : SC_OUT(Tcontrol_t ) * out_ADDRESS_ACK ; |
---|
| 75 | public : SC_OUT(Tifetch_queue_ptr_t) * out_ADDRESS_IFETCH_QUEUE_ID ; |
---|
| 76 | public : SC_IN (Tcontrol_t ) ** in_ADDRESS_INSTRUCTION_ENABLE ;//[nb_instruction] |
---|
| 77 | public : SC_IN (Tgeneral_address_t ) * in_ADDRESS_INSTRUCTION_ADDRESS ; |
---|
| 78 | public : SC_IN (Tinst_ifetch_ptr_t ) * in_ADDRESS_INST_IFETCH_PTR ; |
---|
| 79 | public : SC_IN (Tbranch_state_t ) * in_ADDRESS_BRANCH_STATE ; |
---|
| 80 | public : SC_IN (Tprediction_ptr_t ) * in_ADDRESS_BRANCH_UPDATE_PREDICTION_ID ; |
---|
| 81 | |
---|
| 82 | // ~~~~~[ Interface : "decod" ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 83 | public : SC_OUT(Tcontrol_t ) ** out_DECOD_VAL ;//[nb_instruction] |
---|
| 84 | public : SC_IN (Tcontrol_t ) ** in_DECOD_ACK ;//[nb_instruction] |
---|
| 85 | public : SC_OUT(Tinstruction_t ) ** out_DECOD_INSTRUCTION ;//[nb_instruction] |
---|
| 86 | public : SC_OUT(Tgeneral_address_t ) * out_DECOD_ADDRESS ; |
---|
| 87 | public : SC_OUT(Tinst_ifetch_ptr_t ) * out_DECOD_INST_IFETCH_PTR ; |
---|
| 88 | public : SC_OUT(Tbranch_state_t ) * out_DECOD_BRANCH_STATE ; |
---|
| 89 | public : SC_OUT(Tprediction_ptr_t ) * out_DECOD_BRANCH_UPDATE_PREDICTION_ID ; |
---|
| 90 | public : SC_OUT(Texception_t ) * out_DECOD_EXCEPTION ; |
---|
| 91 | |
---|
| 92 | // ~~~~~[ Interface "icache_rsp" ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 93 | public : SC_IN (Tcontrol_t ) * in_ICACHE_RSP_VAL ; |
---|
| 94 | public : SC_OUT(Tcontrol_t ) * out_ICACHE_RSP_ACK ; |
---|
| 95 | public : SC_IN (Tpacket_t ) * in_ICACHE_RSP_PACKET_ID ; |
---|
| 96 | public : SC_IN (Ticache_instruction_t)** in_ICACHE_RSP_INSTRUCTION ;//[nb_instruction] |
---|
| 97 | public : SC_IN (Ticache_error_t ) * in_ICACHE_RSP_ERROR ; |
---|
| 98 | |
---|
| 99 | // ~~~~~[ Interface "event_reset" ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 100 | public : SC_IN (Tcontrol_t ) * in_EVENT_RESET_VAL ;// val if : miss_speculation, exception, synchronization |
---|
| 101 | public : SC_OUT(Tcontrol_t ) * out_EVENT_RESET_ACK ; |
---|
| 102 | |
---|
| 103 | // ~~~~~[ Component ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 104 | |
---|
| 105 | // ~~~~~[ Register ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 106 | private : uint32_t reg_PTR_READ ; |
---|
| 107 | private : uint32_t reg_PTR_WRITE; |
---|
| 108 | private : ifetch_queue_entry_t ** _queue; // ifetch_queue |
---|
| 109 | |
---|
| 110 | // ~~~~~[ Internal ]~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ |
---|
| 111 | private : Tcontrol_t internal_ADDRESS_ACK ; |
---|
| 112 | private : Tcontrol_t * internal_DECOD_VAL ; |
---|
| 113 | private : Tcontrol_t internal_ICACHE_RSP_ACK ; |
---|
| 114 | private : Tcontrol_t internal_EVENT_RESET_ACK; |
---|
| 115 | #endif |
---|
| 116 | |
---|
| 117 | // -----[ Methods ]--------------------------------------------------- |
---|
| 118 | |
---|
| 119 | #ifdef SYSTEMC |
---|
| 120 | SC_HAS_PROCESS (Ifetch_queue); |
---|
| 121 | #endif |
---|
| 122 | public : Ifetch_queue |
---|
| 123 | ( |
---|
| 124 | #ifdef SYSTEMC |
---|
| 125 | sc_module_name name, |
---|
| 126 | #else |
---|
| 127 | std::string name, |
---|
| 128 | #endif |
---|
| 129 | #ifdef STATISTICS |
---|
| 130 | morpheo::behavioural::Parameters_Statistics * param_statistics, |
---|
| 131 | #endif |
---|
| 132 | Parameters * param, |
---|
[82] | 133 | morpheo::behavioural::Tusage_t usage |
---|
[78] | 134 | ); |
---|
| 135 | public : ~Ifetch_queue (void); |
---|
| 136 | |
---|
| 137 | private : void allocation ( |
---|
| 138 | #ifdef STATISTICS |
---|
| 139 | morpheo::behavioural::Parameters_Statistics * param_statistics |
---|
| 140 | #else |
---|
| 141 | void |
---|
| 142 | #endif |
---|
| 143 | ); |
---|
| 144 | private : void deallocation (void); |
---|
| 145 | |
---|
| 146 | #ifdef SYSTEMC |
---|
| 147 | public : void transition (void); |
---|
| 148 | public : void genMoore (void); |
---|
| 149 | #endif |
---|
| 150 | |
---|
| 151 | #if VHDL |
---|
| 152 | public : void vhdl (void); |
---|
| 153 | private : void vhdl_declaration (Vhdl * & vhdl); |
---|
| 154 | private : void vhdl_body (Vhdl * & vhdl); |
---|
| 155 | #endif |
---|
| 156 | |
---|
| 157 | #ifdef STATISTICS |
---|
| 158 | public : void statistics_allocation (morpheo::behavioural::Parameters_Statistics * param_statistics); |
---|
| 159 | public : void statistics_deallocation (void); |
---|
| 160 | #endif |
---|
| 161 | #if defined(STATISTICS) or defined(VHDL_TESTBENCH) |
---|
| 162 | private : void end_cycle (void); |
---|
| 163 | #endif |
---|
| 164 | }; |
---|
| 165 | |
---|
| 166 | }; // end namespace ifetch_queue |
---|
| 167 | }; // end namespace ifetch_unit |
---|
| 168 | }; // end namespace front_end |
---|
| 169 | }; // end namespace multi_front_end |
---|
| 170 | }; // end namespace core |
---|
| 171 | |
---|
| 172 | }; // end namespace behavioural |
---|
| 173 | }; // end namespace morpheo |
---|
| 174 | |
---|
| 175 | #endif |
---|