1 | #ifdef SYSTEMC |
---|
2 | /* |
---|
3 | * $Id: Commit_unit_genMoore.cpp 105 2009-02-05 11:18:31Z rosiere $ |
---|
4 | * |
---|
5 | * [ Description ] |
---|
6 | * |
---|
7 | */ |
---|
8 | |
---|
9 | #include "Behavioural/Core/Multi_OOO_Engine/OOO_Engine/Commit_unit/include/Commit_unit.h" |
---|
10 | |
---|
11 | namespace morpheo { |
---|
12 | namespace behavioural { |
---|
13 | namespace core { |
---|
14 | namespace multi_ooo_engine { |
---|
15 | namespace ooo_engine { |
---|
16 | namespace commit_unit { |
---|
17 | |
---|
18 | |
---|
19 | #undef FUNCTION |
---|
20 | #define FUNCTION "Commit_unit::genMoore" |
---|
21 | void Commit_unit::genMoore (void) |
---|
22 | { |
---|
23 | log_begin(Commit_unit,FUNCTION); |
---|
24 | log_function(Commit_unit,FUNCTION,_name.c_str()); |
---|
25 | |
---|
26 | // =================================================================== |
---|
27 | // =====[ REEXECUTE ]================================================= |
---|
28 | // =================================================================== |
---|
29 | { |
---|
30 | // Store instruction comming Out Of Order in Load Store Unit. |
---|
31 | // Must be executed in no speculative mode. Also, send a signal when an Store is in head of ROB |
---|
32 | |
---|
33 | Tcontrol_t val = false; |
---|
34 | |
---|
35 | if (not _rob[reg_NUM_BANK_HEAD].empty()) |
---|
36 | { |
---|
37 | entry_t * entry = _rob [reg_NUM_BANK_HEAD].front(); |
---|
38 | rob_state_t state = entry->state; |
---|
39 | |
---|
40 | // Test state |
---|
41 | val = ((state == ROB_STORE_HEAD_OK) or |
---|
42 | (state == ROB_STORE_HEAD_KO)); |
---|
43 | |
---|
44 | if (val) |
---|
45 | { |
---|
46 | // Reexecute store |
---|
47 | if (_param->_have_port_context_id) |
---|
48 | PORT_WRITE(out_REEXECUTE_CONTEXT_ID [0], entry->context_id ); |
---|
49 | if (_param->_have_port_front_end_id) |
---|
50 | PORT_WRITE(out_REEXECUTE_FRONT_END_ID [0], entry->front_end_id ); |
---|
51 | if (_param->_have_port_rob_ptr ) |
---|
52 | PORT_WRITE(out_REEXECUTE_PACKET_ID [0], entry->ptr ); |
---|
53 | PORT_WRITE(out_REEXECUTE_TYPE [0], entry->type ); |
---|
54 | PORT_WRITE(out_REEXECUTE_STORE_QUEUE_PTR_WRITE [0], entry->store_queue_ptr_write); |
---|
55 | PORT_WRITE(out_REEXECUTE_OPERATION [0], (state == ROB_STORE_HEAD_OK)?OPERATION_MEMORY_STORE_HEAD_OK:OPERATION_MEMORY_STORE_HEAD_KO); |
---|
56 | } |
---|
57 | } |
---|
58 | |
---|
59 | internal_REEXECUTE_VAL [0] = val; |
---|
60 | internal_REEXECUTE_NUM_BANK [0] = reg_NUM_BANK_HEAD; |
---|
61 | |
---|
62 | PORT_WRITE(out_REEXECUTE_VAL[0], internal_REEXECUTE_VAL [0]); |
---|
63 | } |
---|
64 | |
---|
65 | // =================================================================== |
---|
66 | // =====[ BRANCH_COMPLETE ]=========================================== |
---|
67 | // =================================================================== |
---|
68 | { |
---|
69 | // Branchement must be send at the prediction unit |
---|
70 | uint32_t nb_scan_bank = 0; |
---|
71 | |
---|
72 | // for each port, find a valid branchement. |
---|
73 | for (uint32_t i=0; i<_param->_nb_inst_branch_complete; i++) |
---|
74 | { |
---|
75 | Tcontrol_t val = false; |
---|
76 | |
---|
77 | for (uint32_t j=nb_scan_bank; j<_param->_nb_bank; j++) |
---|
78 | { |
---|
79 | nb_scan_bank ++; |
---|
80 | |
---|
81 | // translate bank number |
---|
82 | uint32_t num_bank = (reg_NUM_BANK_HEAD+j)%_param->_nb_bank; |
---|
83 | |
---|
84 | if (not _rob [num_bank].empty()) |
---|
85 | { |
---|
86 | entry_t * entry = _rob [num_bank].front(); |
---|
87 | rob_state_t state = entry->state; |
---|
88 | |
---|
89 | if (state == ROB_BRANCH_COMPLETE) |
---|
90 | { |
---|
91 | val = true; |
---|
92 | |
---|
93 | internal_BRANCH_COMPLETE_NUM_BANK [i] = num_bank; |
---|
94 | |
---|
95 | if (_param->_have_port_context_id) |
---|
96 | PORT_WRITE(out_BRANCH_COMPLETE_CONTEXT_ID [i], entry->context_id ); |
---|
97 | if (_param->_have_port_front_end_id) |
---|
98 | PORT_WRITE(out_BRANCH_COMPLETE_FRONT_END_ID [i], entry->front_end_id ); |
---|
99 | if (_param->_have_port_depth) |
---|
100 | PORT_WRITE(out_BRANCH_COMPLETE_DEPTH [i], entry->depth ); |
---|
101 | PORT_WRITE(out_BRANCH_COMPLETE_ADDRESS [i], entry->address_next ); |
---|
102 | // PORT_WRITE(out_BRANCH_COMPLETE_FLAG [i],(entry->flags&FLAG_F)!=0); |
---|
103 | PORT_WRITE(out_BRANCH_COMPLETE_NO_SEQUENCE [i], entry->no_sequence ); |
---|
104 | |
---|
105 | break; |
---|
106 | } |
---|
107 | } |
---|
108 | } |
---|
109 | |
---|
110 | internal_BRANCH_COMPLETE_VAL [i] = val; |
---|
111 | PORT_WRITE(out_BRANCH_COMPLETE_VAL [i], internal_BRANCH_COMPLETE_VAL [i]); |
---|
112 | } |
---|
113 | } |
---|
114 | |
---|
115 | // =================================================================== |
---|
116 | // =====[ UPDATE ]==================================================== |
---|
117 | // =================================================================== |
---|
118 | { |
---|
119 | internal_UPDATE_VAL = 0; |
---|
120 | internal_UPDATE_NUM_BANK = reg_NUM_BANK_HEAD; |
---|
121 | |
---|
122 | if (not _rob[internal_UPDATE_NUM_BANK].empty()) |
---|
123 | { |
---|
124 | log_printf(TRACE,Commit_unit,FUNCTION," * UPDATE"); |
---|
125 | log_printf(TRACE,Commit_unit,FUNCTION," * num_bank : %d",internal_UPDATE_NUM_BANK); |
---|
126 | |
---|
127 | entry_t * entry = _rob [internal_UPDATE_NUM_BANK].front(); |
---|
128 | |
---|
129 | switch (entry->state) |
---|
130 | { |
---|
131 | case ROB_END_EXCEPTION_UPDATE : |
---|
132 | { |
---|
133 | internal_UPDATE_VAL = 1; |
---|
134 | throw ERRORMORPHEO(FUNCTION,_("Moore : exception is not yet supported (Coming Soon).\n")); |
---|
135 | break; |
---|
136 | } |
---|
137 | case ROB_END_LOAD_MISS_UPDATE : |
---|
138 | { |
---|
139 | log_printf(TRACE,Commit_unit,FUNCTION," * ROB_END_LOAD_MISS_UPDATE"); |
---|
140 | |
---|
141 | internal_UPDATE_VAL = 1; |
---|
142 | |
---|
143 | Tcontext_t front_end_id = entry->front_end_id; |
---|
144 | Tcontext_t context_id = entry->context_id ; |
---|
145 | |
---|
146 | log_printf(TRACE,Commit_unit,FUNCTION," * front_end_id : %d",front_end_id); |
---|
147 | log_printf(TRACE,Commit_unit,FUNCTION," * context_id : %d",context_id ); |
---|
148 | |
---|
149 | if (_param->_have_port_front_end_id) |
---|
150 | PORT_WRITE(out_UPDATE_FRONT_END_ID ,front_end_id); |
---|
151 | if (_param->_have_port_context_id) |
---|
152 | PORT_WRITE(out_UPDATE_CONTEXT_ID ,context_id ); |
---|
153 | if (_param->_have_port_depth) |
---|
154 | PORT_WRITE(out_UPDATE_DEPTH ,entry->depth); |
---|
155 | PORT_WRITE(out_UPDATE_TYPE ,EVENT_TYPE_LOAD_MISS_SPECULATION); |
---|
156 | // PORT_WRITE(out_UPDATE_IS_DELAY_SLOT ,reg_PC_CURRENT_IS_DS [front_end_id][context_id]); |
---|
157 | // PORT_WRITE(out_UPDATE_ADDRESS ,reg_PC_CURRENT [front_end_id][context_id]); |
---|
158 | // PORT_WRITE(out_UPDATE_ADDRESS_EPCR_VAL,reg_PC_CURRENT_IS_DS_TAKE [front_end_id][context_id]); |
---|
159 | // PORT_WRITE(out_UPDATE_ADDRESS_EPCR ,reg_PC_NEXT [front_end_id][context_id]); |
---|
160 | // PORT_WRITE(out_UPDATE_ADDRESS_EEAR_VAL,0); |
---|
161 | // // PORT_WRITE(out_UPDATE_ADDRESS_EEAR ,); |
---|
162 | |
---|
163 | PORT_WRITE(out_UPDATE_IS_DELAY_SLOT ,0); |
---|
164 | PORT_WRITE(out_UPDATE_ADDRESS ,reg_PC_NEXT [front_end_id][context_id]); |
---|
165 | PORT_WRITE(out_UPDATE_ADDRESS_EPCR_VAL,0); |
---|
166 | // PORT_WRITE(out_UPDATE_ADDRESS_EPCR ,); |
---|
167 | PORT_WRITE(out_UPDATE_ADDRESS_EEAR_VAL,0); |
---|
168 | // PORT_WRITE(out_UPDATE_ADDRESS_EEAR ,); |
---|
169 | |
---|
170 | break; |
---|
171 | } |
---|
172 | default : |
---|
173 | { |
---|
174 | // internal_UPDATE_VAL = 0; |
---|
175 | } |
---|
176 | } |
---|
177 | } |
---|
178 | |
---|
179 | PORT_WRITE(out_UPDATE_VAL, internal_UPDATE_VAL); |
---|
180 | |
---|
181 | log_printf(TRACE,Commit_unit,FUNCTION," * UPDATE (end)"); |
---|
182 | } |
---|
183 | |
---|
184 | // =================================================================== |
---|
185 | // =====[ NB_INST ]=================================================== |
---|
186 | // =================================================================== |
---|
187 | for (uint32_t i=0; i<_param->_nb_front_end; i++) |
---|
188 | for (uint32_t j=0; j<_param->_nb_context [i]; j++) |
---|
189 | { |
---|
190 | PORT_WRITE(out_NB_INST_COMMIT_ALL [i][j], reg_NB_INST_COMMIT_ALL [i][j]); |
---|
191 | PORT_WRITE(out_NB_INST_COMMIT_MEM [i][j], reg_NB_INST_COMMIT_MEM [i][j]); |
---|
192 | } |
---|
193 | |
---|
194 | // =================================================================== |
---|
195 | // =====[ RETIRE_EVENT ]============================================== |
---|
196 | // =================================================================== |
---|
197 | for (uint32_t i=0; i<_param->_nb_front_end; i++) |
---|
198 | for (uint32_t j=0; j<_param->_nb_context [i]; j++) |
---|
199 | PORT_WRITE(out_RETIRE_EVENT_STATE [i][j], reg_EVENT_STATE[i][j]); |
---|
200 | |
---|
201 | log_end(Commit_unit,FUNCTION); |
---|
202 | }; |
---|
203 | |
---|
204 | }; // end namespace commit_unit |
---|
205 | }; // end namespace ooo_engine |
---|
206 | }; // end namespace multi_ooo_engine |
---|
207 | }; // end namespace core |
---|
208 | }; // end namespace behavioural |
---|
209 | }; // end namespace morpheo |
---|
210 | #endif |
---|