Context Navigation

source: trunk/IPs/systemC/processor/Morpheo/Behavioural/Core/Multi_OOO_Engine/OOO_Engine/Rename_unit/Register_translation_unit/Register_translation_unit_Glue/SelfTest/src/test.cpp @ 88

Last change on this file since 88 was 88, checked in by rosiere, 16 years ago
Almost complete design with Test and test platform
Property svn:keywords set to `Id`
File size: 27.4 KB

Line
1	/*
2	* $Id: test.cpp 88 2008-12-10 18:31:39Z rosiere $
3	*
4	* [ Description ]
5	*
6	* Test
7	*/
8
9	#define NB_ITERATION 256
10	#define CYCLE_MAX (128*NB_ITERATION)
11
12	#include "Behavioural/Core/Multi_OOO_Engine/OOO_Engine/Rename_unit/Register_translation_unit/Register_translation_unit_Glue/SelfTest/include/test.h"
13	#include "Common/include/Test.h"
14	#include "Behavioural/include/Allocation.h"
15
16	void test (string name,
17	morpheo::behavioural::core::multi_ooo_engine::ooo_engine::rename_unit::register_translation_unit::register_translation_unit_glue::Parameters * _param)
18	{
19	msg(_("<%s> : Simulation SystemC.\n"),name.c_str());
20
21	#ifdef STATISTICS
22	morpheo::behavioural::Parameters_Statistics * _parameters_statistics = new morpheo::behavioural::Parameters_Statistics (5,50);
23	#endif
24
25	Tusage_t _usage = USE_ALL;
26
27	// _usage = usage_unset(_usage,USE_SYSTEMC );
28	// _usage = usage_unset(_usage,USE_VHDL );
29	// _usage = usage_unset(_usage,USE_VHDL_TESTBENCH );
30	// _usage = usage_unset(_usage,USE_VHDL_TESTBENCH_ASSERT);
31	// _usage = usage_unset(_usage,USE_POSITION );
32	// _usage = usage_unset(_usage,USE_STATISTICS );
33	// _usage = usage_unset(_usage,USE_INFORMATION );
34
35	Register_translation_unit_Glue * _Register_translation_unit_Glue = new Register_translation_unit_Glue
36	(name.c_str(),
37	#ifdef STATISTICS
38	_parameters_statistics,
39	#endif
40	_param,
41	_usage);
42
43	#ifdef SYSTEMC
44	/*********************************************************************
45	* Déclarations des signaux
46	*********************************************************************/
47	string rename;
48
49	sc_clock * in_CLOCK = new sc_clock ("clock", 1.0, 0.5);
50	sc_signal<Tcontrol_t> * in_NRESET = new sc_signal<Tcontrol_t> ("NRESET");
51
52	ALLOC1_SC_SIGNAL( in_INSERT_RENAME_VAL ," in_INSERT_RENAME_VAL ",Tcontrol_t,_param->_nb_inst_insert);
53	ALLOC1_SC_SIGNAL(out_INSERT_RENAME_ACK ,"out_INSERT_RENAME_ACK ",Tcontrol_t,_param->_nb_inst_insert);
54	ALLOC1_SC_SIGNAL(out_INSERT_INSERT_VAL ,"out_INSERT_INSERT_VAL ",Tcontrol_t,_param->_nb_inst_insert);
55	ALLOC1_SC_SIGNAL( in_INSERT_INSERT_ACK ," in_INSERT_INSERT_ACK ",Tcontrol_t,_param->_nb_inst_insert);
56	ALLOC1_SC_SIGNAL(out_INSERT_RAT_INSERT_VAL,"out_INSERT_RAT_INSERT_VAL",Tcontrol_t,_param->_nb_inst_insert);
57	ALLOC1_SC_SIGNAL( in_INSERT_RAT_RENAME_ACK," in_INSERT_RAT_RENAME_ACK",Tcontrol_t,_param->_nb_inst_insert);
58	ALLOC1_SC_SIGNAL( in_INSERT_RAT_INSERT_ACK," in_INSERT_RAT_INSERT_ACK",Tcontrol_t,_param->_nb_inst_insert);
59	ALLOC1_SC_SIGNAL(out_INSERT_FREE_LIST_VAL ,"out_INSERT_FREE_LIST_VAL ",Tcontrol_t,_param->_nb_inst_insert);
60	ALLOC1_SC_SIGNAL( in_INSERT_FREE_LIST_ACK ," in_INSERT_FREE_LIST_ACK ",Tcontrol_t,_param->_nb_inst_insert);
61	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_VAL ,"out_INSERT_STAT_LIST_VAL ",Tcontrol_t,_param->_nb_inst_insert);
62	ALLOC1_SC_SIGNAL( in_INSERT_STAT_LIST_ACK ," in_INSERT_STAT_LIST_ACK ",Tcontrol_t,_param->_nb_inst_insert);
63
64	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_READ_RA ," in_INSERT_DEPENDENCY_CHECKING_READ_RA ",Tcontrol_t ,_param->_nb_inst_insert);
65	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RA_PHY ," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RA_PHY ",Tgeneral_address_t,_param->_nb_inst_insert);
66	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_READ_RB ," in_INSERT_DEPENDENCY_CHECKING_READ_RB ",Tcontrol_t ,_param->_nb_inst_insert);
67	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RB_PHY ," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RB_PHY ",Tgeneral_address_t,_param->_nb_inst_insert);
68	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_READ_RC ," in_INSERT_DEPENDENCY_CHECKING_READ_RC ",Tcontrol_t ,_param->_nb_inst_insert);
69	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RC_PHY ," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RC_PHY ",Tspecial_address_t,_param->_nb_inst_insert);
70	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_WRITE_RD ," in_INSERT_DEPENDENCY_CHECKING_WRITE_RD ",Tcontrol_t ,_param->_nb_inst_insert);
71	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_LOG ," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_LOG ",Tgeneral_address_t,_param->_nb_inst_insert);
72	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_OLD," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_OLD",Tgeneral_address_t,_param->_nb_inst_insert);
73	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_NEW," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_NEW",Tgeneral_address_t,_param->_nb_inst_insert);
74	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_WRITE_RE ," in_INSERT_DEPENDENCY_CHECKING_WRITE_RE ",Tcontrol_t ,_param->_nb_inst_insert);
75	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_LOG ," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_LOG ",Tspecial_address_t,_param->_nb_inst_insert);
76	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_OLD," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_OLD",Tspecial_address_t,_param->_nb_inst_insert);
77	ALLOC1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_NEW," in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_NEW",Tspecial_address_t,_param->_nb_inst_insert);
78
79	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_READ_RA ,"out_INSERT_STAT_LIST_READ_RA ",Tcontrol_t ,_param->_nb_inst_insert);
80	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RA_PHY ,"out_INSERT_STAT_LIST_NUM_REG_RA_PHY ",Tgeneral_address_t,_param->_nb_inst_insert);
81	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_READ_RB ,"out_INSERT_STAT_LIST_READ_RB ",Tcontrol_t ,_param->_nb_inst_insert);
82	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RB_PHY ,"out_INSERT_STAT_LIST_NUM_REG_RB_PHY ",Tgeneral_address_t,_param->_nb_inst_insert);
83	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_READ_RC ,"out_INSERT_STAT_LIST_READ_RC ",Tcontrol_t ,_param->_nb_inst_insert);
84	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RC_PHY ,"out_INSERT_STAT_LIST_NUM_REG_RC_PHY ",Tspecial_address_t,_param->_nb_inst_insert);
85	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_WRITE_RD ,"out_INSERT_STAT_LIST_WRITE_RD ",Tcontrol_t ,_param->_nb_inst_insert);
86	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RD_PHY_NEW ,"out_INSERT_STAT_LIST_NUM_REG_RD_PHY_NEW ",Tgeneral_address_t,_param->_nb_inst_insert);
87	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_WRITE_RE ,"out_INSERT_STAT_LIST_WRITE_RE ",Tcontrol_t ,_param->_nb_inst_insert);
88	ALLOC1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RE_PHY_NEW ,"out_INSERT_STAT_LIST_NUM_REG_RE_PHY_NEW ",Tspecial_address_t,_param->_nb_inst_insert);
89
90	ALLOC1_SC_SIGNAL(out_INSERT_RAT_WRITE_RD ,"out_INSERT_RAT_WRITE_RD ",Tcontrol_t ,_param->_nb_inst_insert);
91	ALLOC1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RD_LOG ,"out_INSERT_RAT_NUM_REG_RD_LOG ",Tgeneral_address_t,_param->_nb_inst_insert);
92	ALLOC1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RD_PHY_NEW ,"out_INSERT_RAT_NUM_REG_RD_PHY_NEW ",Tgeneral_address_t,_param->_nb_inst_insert);
93	ALLOC1_SC_SIGNAL(out_INSERT_RAT_WRITE_RE ,"out_INSERT_RAT_WRITE_RE ",Tcontrol_t ,_param->_nb_inst_insert);
94	ALLOC1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RE_LOG ,"out_INSERT_RAT_NUM_REG_RE_LOG ",Tspecial_address_t,_param->_nb_inst_insert);
95	ALLOC1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RE_PHY_NEW ,"out_INSERT_RAT_NUM_REG_RE_PHY_NEW ",Tspecial_address_t,_param->_nb_inst_insert);
96
97	ALLOC1_SC_SIGNAL(out_INSERT_READ_RA ,"out_INSERT_READ_RA ",Tcontrol_t ,_param->_nb_inst_insert);
98	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RA_PHY ,"out_INSERT_NUM_REG_RA_PHY ",Tgeneral_address_t,_param->_nb_inst_insert);
99	ALLOC1_SC_SIGNAL(out_INSERT_READ_RB ,"out_INSERT_READ_RB ",Tcontrol_t ,_param->_nb_inst_insert);
100	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RB_PHY ,"out_INSERT_NUM_REG_RB_PHY ",Tgeneral_address_t,_param->_nb_inst_insert);
101	ALLOC1_SC_SIGNAL(out_INSERT_READ_RC ,"out_INSERT_READ_RC ",Tcontrol_t ,_param->_nb_inst_insert);
102	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RC_PHY ,"out_INSERT_NUM_REG_RC_PHY ",Tspecial_address_t,_param->_nb_inst_insert);
103	ALLOC1_SC_SIGNAL(out_INSERT_WRITE_RD ,"out_INSERT_WRITE_RD ",Tcontrol_t ,_param->_nb_inst_insert);
104	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RD_LOG ,"out_INSERT_NUM_REG_RD_LOG ",Tgeneral_address_t,_param->_nb_inst_insert);
105	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RD_PHY_OLD ,"out_INSERT_NUM_REG_RD_PHY_OLD ",Tgeneral_address_t,_param->_nb_inst_insert);
106	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RD_PHY_NEW ,"out_INSERT_NUM_REG_RD_PHY_NEW ",Tgeneral_address_t,_param->_nb_inst_insert);
107	ALLOC1_SC_SIGNAL(out_INSERT_WRITE_RE ,"out_INSERT_WRITE_RE ",Tcontrol_t ,_param->_nb_inst_insert);
108	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RE_LOG ,"out_INSERT_NUM_REG_RE_LOG ",Tspecial_address_t,_param->_nb_inst_insert);
109	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RE_PHY_OLD ,"out_INSERT_NUM_REG_RE_PHY_OLD ",Tspecial_address_t,_param->_nb_inst_insert);
110	ALLOC1_SC_SIGNAL(out_INSERT_NUM_REG_RE_PHY_NEW ,"out_INSERT_NUM_REG_RE_PHY_NEW ",Tspecial_address_t,_param->_nb_inst_insert);
111
112	ALLOC1_SC_SIGNAL( in_RETIRE_VAL ," in_RETIRE_VAL ",Tcontrol_t,_param->_nb_inst_retire);
113	ALLOC1_SC_SIGNAL(out_RETIRE_ACK ,"out_RETIRE_ACK ",Tcontrol_t,_param->_nb_inst_retire);
114	ALLOC1_SC_SIGNAL(out_RETIRE_RAT_VAL ,"out_RETIRE_RAT_VAL ",Tcontrol_t,_param->_nb_inst_retire);
115	ALLOC1_SC_SIGNAL( in_RETIRE_RAT_ACK ," in_RETIRE_RAT_ACK ",Tcontrol_t,_param->_nb_inst_retire);
116	ALLOC1_SC_SIGNAL(out_RETIRE_STAT_LIST_VAL ,"out_RETIRE_STAT_LIST_VAL ",Tcontrol_t,_param->_nb_inst_retire);
117	ALLOC1_SC_SIGNAL( in_RETIRE_STAT_LIST_ACK ," in_RETIRE_STAT_LIST_ACK ",Tcontrol_t,_param->_nb_inst_retire);
118
119	/********************************************************
120	* Instanciation
121	********************************************************/
122
123	msg(_("<%s> : Instanciation of _Register_translation_unit_Glue.\n"),name.c_str());
124
125	((_Register_translation_unit_Glue->in_CLOCK)) ((in_CLOCK));
126	((_Register_translation_unit_Glue->in_NRESET)) ((in_NRESET));
127
128	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_RENAME_VAL ,_param->_nb_inst_insert);
129	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RENAME_ACK ,_param->_nb_inst_insert);
130	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_INSERT_VAL ,_param->_nb_inst_insert);
131	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_INSERT_ACK ,_param->_nb_inst_insert);
132	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RAT_INSERT_VAL,_param->_nb_inst_insert);
133	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_RAT_RENAME_ACK,_param->_nb_inst_insert);
134	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_RAT_INSERT_ACK,_param->_nb_inst_insert);
135	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_FREE_LIST_VAL ,_param->_nb_inst_insert);
136	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_FREE_LIST_ACK ,_param->_nb_inst_insert);
137	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_VAL ,_param->_nb_inst_insert);
138	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_STAT_LIST_ACK ,_param->_nb_inst_insert);
139
140	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_READ_RA ,_param->_nb_inst_insert);
141	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RA_PHY ,_param->_nb_inst_insert);
142	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_READ_RB ,_param->_nb_inst_insert);
143	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RB_PHY ,_param->_nb_inst_insert);
144	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_READ_RC ,_param->_nb_inst_insert);
145	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RC_PHY ,_param->_nb_inst_insert);
146	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_WRITE_RD ,_param->_nb_inst_insert);
147	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_LOG ,_param->_nb_inst_insert);
148	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_OLD,_param->_nb_inst_insert);
149	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_NEW,_param->_nb_inst_insert);
150	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_WRITE_RE ,_param->_nb_inst_insert);
151	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_LOG ,_param->_nb_inst_insert);
152	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_OLD,_param->_nb_inst_insert);
153	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_NEW,_param->_nb_inst_insert);
154
155	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_READ_RA ,_param->_nb_inst_insert);
156	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_NUM_REG_RA_PHY ,_param->_nb_inst_insert);
157	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_READ_RB ,_param->_nb_inst_insert);
158	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_NUM_REG_RB_PHY ,_param->_nb_inst_insert);
159	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_READ_RC ,_param->_nb_inst_insert);
160	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_NUM_REG_RC_PHY ,_param->_nb_inst_insert);
161	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_WRITE_RD ,_param->_nb_inst_insert);
162	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_NUM_REG_RD_PHY_NEW ,_param->_nb_inst_insert);
163	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_WRITE_RE ,_param->_nb_inst_insert);
164	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_STAT_LIST_NUM_REG_RE_PHY_NEW ,_param->_nb_inst_insert);
165
166	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RAT_WRITE_RD ,_param->_nb_inst_insert);
167	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RAT_NUM_REG_RD_LOG ,_param->_nb_inst_insert);
168	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RAT_NUM_REG_RD_PHY_NEW ,_param->_nb_inst_insert);
169	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RAT_WRITE_RE ,_param->_nb_inst_insert);
170	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RAT_NUM_REG_RE_LOG ,_param->_nb_inst_insert);
171	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_RAT_NUM_REG_RE_PHY_NEW ,_param->_nb_inst_insert);
172
173	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_READ_RA ,_param->_nb_inst_insert);
174	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RA_PHY ,_param->_nb_inst_insert);
175	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_READ_RB ,_param->_nb_inst_insert);
176	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RB_PHY ,_param->_nb_inst_insert);
177	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_READ_RC ,_param->_nb_inst_insert);
178	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RC_PHY ,_param->_nb_inst_insert);
179	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_WRITE_RD ,_param->_nb_inst_insert);
180	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RD_LOG ,_param->_nb_inst_insert);
181	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RD_PHY_OLD ,_param->_nb_inst_insert);
182	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RD_PHY_NEW ,_param->_nb_inst_insert);
183	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_WRITE_RE ,_param->_nb_inst_insert);
184	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RE_LOG ,_param->_nb_inst_insert);
185	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RE_PHY_OLD ,_param->_nb_inst_insert);
186	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_INSERT_NUM_REG_RE_PHY_NEW ,_param->_nb_inst_insert);
187
188	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_RETIRE_VAL ,_param->_nb_inst_retire);
189	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_RETIRE_ACK ,_param->_nb_inst_retire);
190	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_RETIRE_RAT_VAL ,_param->_nb_inst_retire);
191	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_RETIRE_RAT_ACK ,_param->_nb_inst_retire);
192	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue,out_RETIRE_STAT_LIST_VAL,_param->_nb_inst_retire);
193	INSTANCE1_SC_SIGNAL(_Register_translation_unit_Glue, in_RETIRE_STAT_LIST_ACK,_param->_nb_inst_retire);
194
195	msg(_("<%s> : Start Simulation ............\n"),name.c_str());
196
197	Time * _time = new Time();
198
199	/********************************************************
200	* Simulation - Begin
201	********************************************************/
202
203	// Initialisation
204
205	const uint32_t seed = 0;
206	//const uint32_t seed = static_cast<uint32_t>(time(NULL));
207
208	srand(seed);
209
210	SC_START(0);
211	LABEL("Initialisation");
212
213	LABEL("Reset");
214	in_NRESET->write(0);
215	SC_START(5);
216	in_NRESET->write(1);
217
218	LABEL("Loop of Test");
219
220	for (uint32_t iteration=0; iteration<NB_ITERATION; iteration ++)
221	{
222	LABEL("Iteration %d",iteration);
223
224	for (uint32_t i=0; i<_param->_nb_inst_insert;i++)
225	{
226	in_INSERT_RENAME_VAL [i]->write(rand()%2);
227	in_INSERT_INSERT_ACK [i]->write(rand()%2);
228	in_INSERT_RAT_RENAME_ACK[i]->write(rand()%2);
229	in_INSERT_RAT_INSERT_ACK[i]->write(rand()%2);
230	in_INSERT_FREE_LIST_ACK [i]->write(rand()%2);
231	in_INSERT_STAT_LIST_ACK [i]->write(rand()%2);
232	}
233
234	for (uint32_t i=0; i<_param->_nb_inst_retire;i++)
235	{
236	in_RETIRE_VAL [i]->write(rand()%2);
237	in_RETIRE_RAT_ACK [i]->write(rand()%2);
238	in_RETIRE_STAT_LIST_ACK [i]->write(rand()%2);
239	}
240
241	SC_START(0);
242
243	for (uint32_t i=0; i<_param->_nb_inst_insert;i++)
244	{
245	TEST(Tcontrol_t,out_INSERT_RENAME_ACK [i]->read(),(in_INSERT_INSERT_ACK [i]->read() and
246	in_INSERT_RAT_RENAME_ACK [i]->read() and
247	in_INSERT_RAT_INSERT_ACK [i]->read() and
248	in_INSERT_FREE_LIST_ACK [i]->read() and
249	in_INSERT_STAT_LIST_ACK [i]->read() ));
250	TEST(Tcontrol_t,out_INSERT_INSERT_VAL [i]->read(),(in_INSERT_RENAME_VAL [i]->read() and
251	in_INSERT_RAT_RENAME_ACK [i]->read() and
252	in_INSERT_RAT_INSERT_ACK [i]->read() and
253	in_INSERT_FREE_LIST_ACK [i]->read() and
254	in_INSERT_STAT_LIST_ACK [i]->read() ));
255	TEST(Tcontrol_t,out_INSERT_RAT_INSERT_VAL [i]->read(),(in_INSERT_RENAME_VAL [i]->read() and
256	in_INSERT_INSERT_ACK [i]->read() and
257	in_INSERT_RAT_RENAME_ACK [i]->read() and
258	in_INSERT_FREE_LIST_ACK [i]->read() and
259	in_INSERT_STAT_LIST_ACK [i]->read() ));
260	TEST(Tcontrol_t,out_INSERT_FREE_LIST_VAL [i]->read(),(in_INSERT_RENAME_VAL [i]->read() and
261	in_INSERT_INSERT_ACK [i]->read() and
262	in_INSERT_RAT_RENAME_ACK [i]->read() and
263	in_INSERT_RAT_INSERT_ACK [i]->read() and
264	in_INSERT_STAT_LIST_ACK [i]->read() ));
265	TEST(Tcontrol_t,out_INSERT_STAT_LIST_VAL [i]->read(),(in_INSERT_RENAME_VAL [i]->read() and
266	in_INSERT_INSERT_ACK [i]->read() and
267	in_INSERT_RAT_RENAME_ACK [i]->read() and
268	in_INSERT_RAT_INSERT_ACK [i]->read() and
269	in_INSERT_FREE_LIST_ACK [i]->read() ));
270	}
271
272	for (uint32_t i=0; i<_param->_nb_inst_retire;i++)
273	{
274	TEST(Tcontrol_t,out_RETIRE_ACK [i]->read(),(in_RETIRE_RAT_ACK [i]->read() and
275	in_RETIRE_STAT_LIST_ACK [i]->read()));
276	TEST(Tcontrol_t,out_RETIRE_RAT_VAL [i]->read(),(in_RETIRE_VAL [i]->read() and
277	in_RETIRE_STAT_LIST_ACK [i]->read()));
278	TEST(Tcontrol_t,out_RETIRE_STAT_LIST_VAL [i]->read(),(in_RETIRE_VAL [i]->read() and
279	in_RETIRE_RAT_ACK [i]->read()));
280	}
281
282	SC_START(1);
283	}
284
285	/********************************************************
286	* Simulation - End
287	********************************************************/
288
289	TEST_OK ("End of Simulation");
290	delete _time;
291
292	msg(_("<%s> : ............ Stop Simulation\n"),name.c_str());
293
294	delete in_CLOCK;
295	delete in_NRESET;
296
297	DELETE1_SC_SIGNAL( in_INSERT_RENAME_VAL ,_param->_nb_inst_insert);
298	DELETE1_SC_SIGNAL(out_INSERT_RENAME_ACK ,_param->_nb_inst_insert);
299	DELETE1_SC_SIGNAL(out_INSERT_INSERT_VAL ,_param->_nb_inst_insert);
300	DELETE1_SC_SIGNAL( in_INSERT_INSERT_ACK ,_param->_nb_inst_insert);
301	DELETE1_SC_SIGNAL(out_INSERT_RAT_INSERT_VAL,_param->_nb_inst_insert);
302	DELETE1_SC_SIGNAL( in_INSERT_RAT_RENAME_ACK,_param->_nb_inst_insert);
303	DELETE1_SC_SIGNAL( in_INSERT_RAT_INSERT_ACK,_param->_nb_inst_insert);
304	DELETE1_SC_SIGNAL(out_INSERT_FREE_LIST_VAL ,_param->_nb_inst_insert);
305	DELETE1_SC_SIGNAL( in_INSERT_FREE_LIST_ACK ,_param->_nb_inst_insert);
306	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_VAL ,_param->_nb_inst_insert);
307	DELETE1_SC_SIGNAL( in_INSERT_STAT_LIST_ACK ,_param->_nb_inst_insert);
308
309	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_READ_RA ,_param->_nb_inst_insert);
310	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RA_PHY ,_param->_nb_inst_insert);
311	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_READ_RB ,_param->_nb_inst_insert);
312	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RB_PHY ,_param->_nb_inst_insert);
313	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_READ_RC ,_param->_nb_inst_insert);
314	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RC_PHY ,_param->_nb_inst_insert);
315	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_WRITE_RD ,_param->_nb_inst_insert);
316	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_LOG ,_param->_nb_inst_insert);
317	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_OLD,_param->_nb_inst_insert);
318	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_NEW,_param->_nb_inst_insert);
319	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_WRITE_RE ,_param->_nb_inst_insert);
320	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_LOG ,_param->_nb_inst_insert);
321	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_OLD,_param->_nb_inst_insert);
322	DELETE1_SC_SIGNAL( in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_NEW,_param->_nb_inst_insert);
323
324	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_READ_RA ,_param->_nb_inst_insert);
325	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RA_PHY ,_param->_nb_inst_insert);
326	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_READ_RB ,_param->_nb_inst_insert);
327	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RB_PHY ,_param->_nb_inst_insert);
328	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_READ_RC ,_param->_nb_inst_insert);
329	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RC_PHY ,_param->_nb_inst_insert);
330	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_WRITE_RD ,_param->_nb_inst_insert);
331	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RD_PHY_NEW ,_param->_nb_inst_insert);
332	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_WRITE_RE ,_param->_nb_inst_insert);
333	DELETE1_SC_SIGNAL(out_INSERT_STAT_LIST_NUM_REG_RE_PHY_NEW ,_param->_nb_inst_insert);
334
335	DELETE1_SC_SIGNAL(out_INSERT_RAT_WRITE_RD ,_param->_nb_inst_insert);
336	DELETE1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RD_LOG ,_param->_nb_inst_insert);
337	DELETE1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RD_PHY_NEW ,_param->_nb_inst_insert);
338	DELETE1_SC_SIGNAL(out_INSERT_RAT_WRITE_RE ,_param->_nb_inst_insert);
339	DELETE1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RE_LOG ,_param->_nb_inst_insert);
340	DELETE1_SC_SIGNAL(out_INSERT_RAT_NUM_REG_RE_PHY_NEW ,_param->_nb_inst_insert);
341
342	DELETE1_SC_SIGNAL(out_INSERT_READ_RA ,_param->_nb_inst_insert);
343	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RA_PHY ,_param->_nb_inst_insert);
344	DELETE1_SC_SIGNAL(out_INSERT_READ_RB ,_param->_nb_inst_insert);
345	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RB_PHY ,_param->_nb_inst_insert);
346	DELETE1_SC_SIGNAL(out_INSERT_READ_RC ,_param->_nb_inst_insert);
347	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RC_PHY ,_param->_nb_inst_insert);
348	DELETE1_SC_SIGNAL(out_INSERT_WRITE_RD ,_param->_nb_inst_insert);
349	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RD_LOG ,_param->_nb_inst_insert);
350	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RD_PHY_OLD ,_param->_nb_inst_insert);
351	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RD_PHY_NEW ,_param->_nb_inst_insert);
352	DELETE1_SC_SIGNAL(out_INSERT_WRITE_RE ,_param->_nb_inst_insert);
353	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RE_LOG ,_param->_nb_inst_insert);
354	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RE_PHY_OLD ,_param->_nb_inst_insert);
355	DELETE1_SC_SIGNAL(out_INSERT_NUM_REG_RE_PHY_NEW ,_param->_nb_inst_insert);
356
357	DELETE1_SC_SIGNAL( in_RETIRE_VAL ,_param->_nb_inst_retire);
358	DELETE1_SC_SIGNAL(out_RETIRE_ACK ,_param->_nb_inst_retire);
359	DELETE1_SC_SIGNAL(out_RETIRE_RAT_VAL ,_param->_nb_inst_retire);
360	DELETE1_SC_SIGNAL( in_RETIRE_RAT_ACK ,_param->_nb_inst_retire);
361	DELETE1_SC_SIGNAL(out_RETIRE_STAT_LIST_VAL,_param->_nb_inst_retire);
362	DELETE1_SC_SIGNAL( in_RETIRE_STAT_LIST_ACK,_param->_nb_inst_retire);
363
364	#endif
365
366	delete _Register_translation_unit_Glue;
367	#ifdef STATISTICS
368	delete _parameters_statistics;
369	#endif
370	}

Note: See TracBrowser for help on using the repository browser.

Download in other formats: