[78] | 1 | #ifdef SYSTEMC |
---|
| 2 | /* |
---|
| 3 | * $Id: Register_translation_unit_Glue_genMealy_insert.cpp 101 2009-01-15 17:19:08Z rosiere $ |
---|
| 4 | * |
---|
| 5 | * [ Description ] |
---|
| 6 | * |
---|
| 7 | */ |
---|
| 8 | |
---|
| 9 | #include "Behavioural/Core/Multi_OOO_Engine/OOO_Engine/Rename_unit/Register_translation_unit/Register_translation_unit_Glue/include/Register_translation_unit_Glue.h" |
---|
| 10 | |
---|
| 11 | namespace morpheo { |
---|
| 12 | namespace behavioural { |
---|
| 13 | namespace core { |
---|
| 14 | namespace multi_ooo_engine { |
---|
| 15 | namespace ooo_engine { |
---|
| 16 | namespace rename_unit { |
---|
| 17 | namespace register_translation_unit { |
---|
| 18 | namespace register_translation_unit_glue { |
---|
| 19 | |
---|
| 20 | |
---|
| 21 | #undef FUNCTION |
---|
| 22 | #define FUNCTION "Register_translation_unit_Glue::genMealy_insert" |
---|
| 23 | void Register_translation_unit_Glue::genMealy_insert (void) |
---|
| 24 | { |
---|
[88] | 25 | log_begin(Register_translation_unit_Glue,FUNCTION); |
---|
| 26 | log_function(Register_translation_unit_Glue,FUNCTION,_name.c_str()); |
---|
[78] | 27 | |
---|
| 28 | for (uint32_t i=0; i<_param->_nb_inst_insert; i++) |
---|
| 29 | { |
---|
[88] | 30 | Tcontrol_t READ_RA = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_READ_RA [i]); |
---|
| 31 | Tgeneral_address_t NUM_REG_RA_PHY = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RA_PHY [i]); |
---|
| 32 | Tcontrol_t READ_RB = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_READ_RB [i]); |
---|
| 33 | Tgeneral_address_t NUM_REG_RB_PHY = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RB_PHY [i]); |
---|
| 34 | Tcontrol_t READ_RC = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_READ_RC [i]); |
---|
| 35 | Tspecial_address_t NUM_REG_RC_PHY = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RC_PHY [i]); |
---|
| 36 | Tcontrol_t WRITE_RD = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_WRITE_RD [i]); |
---|
| 37 | Tgeneral_address_t NUM_REG_RD_LOG = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_LOG [i]); |
---|
[101] | 38 | // Tgeneral_address_t NUM_REG_RD_PHY_OLD = (NUM_REG_RD_LOG!=0)?PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_OLD [i]):0; |
---|
| 39 | // Tgeneral_address_t NUM_REG_RD_PHY_NEW = (NUM_REG_RD_LOG!=0)?PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_NEW [i]):0; |
---|
| 40 | Tgeneral_address_t NUM_REG_RD_PHY_OLD = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_OLD [i]); |
---|
| 41 | Tgeneral_address_t NUM_REG_RD_PHY_NEW = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RD_PHY_NEW [i]); |
---|
[88] | 42 | Tcontrol_t WRITE_RE = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_WRITE_RE [i]); |
---|
| 43 | Tspecial_address_t NUM_REG_RE_LOG = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_LOG [i]); |
---|
| 44 | Tspecial_address_t NUM_REG_RE_PHY_OLD = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_OLD [i]); |
---|
| 45 | Tspecial_address_t NUM_REG_RE_PHY_NEW = PORT_READ(in_INSERT_DEPENDENCY_CHECKING_NUM_REG_RE_PHY_NEW [i]); |
---|
[78] | 46 | |
---|
[101] | 47 | // PORT_WRITE(out_INSERT_FREE_LIST_GPR_VAL [i], WRITE_RD and (NUM_REG_RD_LOG!=0)); |
---|
| 48 | PORT_WRITE(out_INSERT_FREE_LIST_GPR_VAL [i], WRITE_RD ); |
---|
[98] | 49 | PORT_WRITE(out_INSERT_FREE_LIST_SPR_VAL [i], WRITE_RE ); |
---|
| 50 | |
---|
[88] | 51 | PORT_WRITE(out_INSERT_STAT_LIST_READ_RA [i], READ_RA ); |
---|
| 52 | PORT_WRITE(out_INSERT_STAT_LIST_NUM_REG_RA_PHY [i], NUM_REG_RA_PHY ); |
---|
| 53 | PORT_WRITE(out_INSERT_STAT_LIST_READ_RB [i], READ_RB ); |
---|
| 54 | PORT_WRITE(out_INSERT_STAT_LIST_NUM_REG_RB_PHY [i], NUM_REG_RB_PHY ); |
---|
| 55 | PORT_WRITE(out_INSERT_STAT_LIST_READ_RC [i], READ_RC ); |
---|
| 56 | PORT_WRITE(out_INSERT_STAT_LIST_NUM_REG_RC_PHY [i], NUM_REG_RC_PHY ); |
---|
| 57 | PORT_WRITE(out_INSERT_STAT_LIST_WRITE_RD [i], WRITE_RD ); |
---|
| 58 | PORT_WRITE(out_INSERT_STAT_LIST_NUM_REG_RD_PHY_NEW [i], NUM_REG_RD_PHY_NEW); |
---|
| 59 | PORT_WRITE(out_INSERT_STAT_LIST_WRITE_RE [i], WRITE_RE ); |
---|
| 60 | PORT_WRITE(out_INSERT_STAT_LIST_NUM_REG_RE_PHY_NEW [i], NUM_REG_RE_PHY_NEW); |
---|
| 61 | |
---|
| 62 | PORT_WRITE(out_INSERT_RAT_WRITE_RD [i], WRITE_RD ); |
---|
| 63 | PORT_WRITE(out_INSERT_RAT_NUM_REG_RD_LOG [i], NUM_REG_RD_LOG ); |
---|
| 64 | PORT_WRITE(out_INSERT_RAT_NUM_REG_RD_PHY_NEW [i], NUM_REG_RD_PHY_NEW); |
---|
| 65 | PORT_WRITE(out_INSERT_RAT_WRITE_RE [i], WRITE_RE ); |
---|
| 66 | PORT_WRITE(out_INSERT_RAT_NUM_REG_RE_LOG [i], NUM_REG_RE_LOG ); |
---|
| 67 | PORT_WRITE(out_INSERT_RAT_NUM_REG_RE_PHY_NEW [i], NUM_REG_RE_PHY_NEW); |
---|
| 68 | |
---|
| 69 | PORT_WRITE(out_INSERT_READ_RA [i], READ_RA ); |
---|
| 70 | PORT_WRITE(out_INSERT_NUM_REG_RA_PHY [i], NUM_REG_RA_PHY ); |
---|
| 71 | PORT_WRITE(out_INSERT_READ_RB [i], READ_RB ); |
---|
| 72 | PORT_WRITE(out_INSERT_NUM_REG_RB_PHY [i], NUM_REG_RB_PHY ); |
---|
| 73 | PORT_WRITE(out_INSERT_READ_RC [i], READ_RC ); |
---|
| 74 | PORT_WRITE(out_INSERT_NUM_REG_RC_PHY [i], NUM_REG_RC_PHY ); |
---|
| 75 | PORT_WRITE(out_INSERT_WRITE_RD [i], WRITE_RD ); |
---|
| 76 | PORT_WRITE(out_INSERT_NUM_REG_RD_LOG [i], NUM_REG_RD_LOG ); |
---|
| 77 | PORT_WRITE(out_INSERT_NUM_REG_RD_PHY_OLD [i], NUM_REG_RD_PHY_OLD); |
---|
| 78 | PORT_WRITE(out_INSERT_NUM_REG_RD_PHY_NEW [i], NUM_REG_RD_PHY_NEW); |
---|
| 79 | PORT_WRITE(out_INSERT_WRITE_RE [i], WRITE_RE ); |
---|
| 80 | PORT_WRITE(out_INSERT_NUM_REG_RE_LOG [i], NUM_REG_RE_LOG ); |
---|
| 81 | PORT_WRITE(out_INSERT_NUM_REG_RE_PHY_OLD [i], NUM_REG_RE_PHY_OLD); |
---|
| 82 | PORT_WRITE(out_INSERT_NUM_REG_RE_PHY_NEW [i], NUM_REG_RE_PHY_NEW); |
---|
[78] | 83 | } |
---|
| 84 | |
---|
[88] | 85 | log_end(Register_translation_unit_Glue,FUNCTION); |
---|
[78] | 86 | }; |
---|
| 87 | |
---|
| 88 | }; // end namespace register_translation_unit_glue |
---|
| 89 | }; // end namespace register_translation_unit |
---|
| 90 | }; // end namespace rename_unit |
---|
| 91 | }; // end namespace ooo_engine |
---|
| 92 | }; // end namespace multi_ooo_engine |
---|
| 93 | }; // end namespace core |
---|
| 94 | |
---|
| 95 | }; // end namespace behavioural |
---|
| 96 | }; // end namespace morpheo |
---|
| 97 | #endif |
---|