1 | #ifdef VHDL_TESTBENCH |
---|
2 | /* |
---|
3 | * $Id$ |
---|
4 | * |
---|
5 | * [ Description ] |
---|
6 | * |
---|
7 | */ |
---|
8 | |
---|
9 | #include "Behavioural/Generic/Victim/Victim_Pseudo_LRU/include/Victim_Pseudo_LRU.h" |
---|
10 | |
---|
11 | namespace morpheo { |
---|
12 | namespace behavioural { |
---|
13 | namespace generic { |
---|
14 | namespace victim { |
---|
15 | namespace victim_pseudo_lru { |
---|
16 | |
---|
17 | |
---|
18 | void Victim_Pseudo_LRU::vhdl_testbench_transition (Vhdl_Testbench & vhdl_testbench) |
---|
19 | { |
---|
20 | #ifndef SYSTEMCASS_SPECIFIC |
---|
21 | sc_cycle(0); |
---|
22 | #endif |
---|
23 | vhdl_testbench.add_input (PORT_READ(in_NRESET)); |
---|
24 | |
---|
25 | for (uint32_t i = 0; i < _param._nb_access; i ++) |
---|
26 | { |
---|
27 | vhdl_testbench.add_input (PORT_READ( in_ACCESS_VAL [i])); |
---|
28 | vhdl_testbench.add_output (PORT_READ(out_ACCESS_ACK [i])); |
---|
29 | if (_param._size_table>1) |
---|
30 | vhdl_testbench.add_input (PORT_READ( in_ACCESS_ADDRESS [i])); |
---|
31 | vhdl_testbench.add_output (PORT_READ(out_ACCESS_ENTITY [i])); |
---|
32 | } |
---|
33 | |
---|
34 | for (uint32_t i = 0; i < _param._nb_update; i ++) |
---|
35 | { |
---|
36 | vhdl_testbench.add_input (PORT_READ( in_UPDATE_VAL [i])); |
---|
37 | vhdl_testbench.add_output (PORT_READ(out_UPDATE_ACK [i])); |
---|
38 | if (_param._size_table>1) |
---|
39 | vhdl_testbench.add_input (PORT_READ( in_UPDATE_ADDRESS [i])); |
---|
40 | vhdl_testbench.add_input (PORT_READ( in_UPDATE_ENTITY [i])); |
---|
41 | } |
---|
42 | |
---|
43 | vhdl_testbench.add_test(true); |
---|
44 | |
---|
45 | vhdl_testbench.new_cycle (); // always at the end |
---|
46 | }; |
---|
47 | |
---|
48 | }; // end namespace victim_pseudo_lru |
---|
49 | }; // end namespace victim |
---|
50 | }; // end namespace generic |
---|
51 | }; // end namespace behavioural |
---|
52 | }; // end namespace morpheo |
---|
53 | #endif |
---|