Rev | Line | |
---|
[2] | 1 | # |
---|
| 2 | # $Id$ |
---|
| 3 | # |
---|
| 4 | # [ Description ] |
---|
| 5 | # |
---|
| 6 | # Makefile |
---|
| 7 | |
---|
| 8 | #-----[ Simulator ]---------------------------------------- |
---|
| 9 | SIMULATOR = systemcass_deps |
---|
| 10 | |
---|
| 11 | # 3 simulators : |
---|
| 12 | # systemc - SystemC |
---|
| 13 | # systemcass - SystemCASS |
---|
| 14 | # systemcass_deps - SystemCASS, and use port dependency information instead of sensitivity list |
---|
| 15 | |
---|
| 16 | #-----[ Flags ]-------------------------------------------- |
---|
| 17 | FLAGS = -DSYSTEMC \ |
---|
| 18 | -DSTATISTICS \ |
---|
| 19 | -DVHDL \ |
---|
| 20 | -DVHDL_TESTBENCH \ |
---|
| 21 | -DDEBUG=DEBUG_ALL |
---|
| 22 | |
---|
| 23 | # Flags : |
---|
| 24 | # DEBUG={level} - Print Debug Message |
---|
| 25 | # VHDL - To generate a vhdl's model |
---|
| 26 | # SYSTEMC - To generate a systemc's model |
---|
| 27 | # STATISTICS (need SYSTEMC) - In the simulation, generate a statistics's file |
---|
| 28 | # VHDL_TESTBENCH (need SYSTEMC) - In the simulation, generate two testbench's file (input and ouput) to validate the vhdl's model |
---|
Note: See
TracBrowser
for help on using the repository browser.