|
Last change
on this file since 40 was
40,
checked in by rosiere, 17 years ago
|
|
Interface et Signal, c'est deux classes enregistres la valeurs des signaux à chaque cycle ... étape préparatoire avan le changement de la classe Vhdl_Testbench
|
|
File size:
1.1 KB
|
| Line | |
|---|
| 1 | # |
|---|
| 2 | # $Id$ |
|---|
| 3 | # |
|---|
| 4 | # [ Description ] |
|---|
| 5 | # |
|---|
| 6 | |
|---|
| 7 | #-----[ Simulator ]---------------------------------------- |
|---|
| 8 | SIMULATOR = systemcass |
|---|
| 9 | |
|---|
| 10 | # 3 simulators : |
|---|
| 11 | # systemc - SystemC |
|---|
| 12 | # systemcass - SystemCASS |
|---|
| 13 | # systemcass_deps - SystemCASS, and use port dependency information instead of sensitivity list |
|---|
| 14 | |
|---|
| 15 | #-----[ Flags ]-------------------------------------------- |
|---|
| 16 | FLAGS = -DSYSTEMC \ |
|---|
| 17 | -DVHDL \ |
|---|
| 18 | -DVHDL_TESTBENCH \ |
|---|
| 19 | -DCONFIGURATION \ |
|---|
| 20 | -DPOSITION \ |
|---|
| 21 | -DSTATISTICS \ |
|---|
| 22 | -DDEBUG=DEBUG_NONE |
|---|
| 23 | |
|---|
| 24 | # Flags : |
|---|
| 25 | # DEBUG={level} - Print Debug Message |
|---|
| 26 | # SYSTEMC - To generate a systemc's model |
|---|
| 27 | # VHDL - To generate a vhdl's models |
|---|
| 28 | # VHDL_TESTBENCH (need SYSTEMC) - In the simulation, generate two testbench's file (input and ouput) to validate the vhdl's model |
|---|
| 29 | # STATISTICS (need SYSTEMC) - In the simulation, generate a statistics's file |
|---|
| 30 | # POSITION - To generate a position's files (it's input of viewer) |
|---|
| 31 | # CONFIGURATION - To generate a configuration's file (it's input of viewer and generator) |
|---|
Note: See
TracBrowser
for help on using the repository browser.
