Last change
on this file since 78 was
72,
checked in by rosiere, 17 years ago
|
- SystemC de l'unite fonctionnelle.
- gestion des groupes / instructions custom
|
File size:
1.4 KB
|
Line | |
---|
1 | # |
---|
2 | # $Id$ |
---|
3 | # |
---|
4 | # [ Description ] |
---|
5 | # |
---|
6 | |
---|
7 | #-----[ Simulator ]---------------------------------------- |
---|
8 | SIMULATOR = systemcass_deps |
---|
9 | #SIMULATOR = systemc |
---|
10 | |
---|
11 | # 3 simulators : |
---|
12 | # systemc - SystemC |
---|
13 | # systemcass - SystemCASS |
---|
14 | # systemcass_deps - Systemcass, and use port dependency information instead of sensitivity list |
---|
15 | |
---|
16 | #-----[ Flags ]-------------------------------------------- |
---|
17 | MORPHEO_FLAGS = -DSYSTEMC \ |
---|
18 | -DSTATISTICS \ |
---|
19 | -DDEBUG=DEBUG_TRACE |
---|
20 | # |
---|
21 | # |
---|
22 | # -DVHDL \ |
---|
23 | # -DVHDL_TESTBENCH \ |
---|
24 | # -DVHDL_TESTBENCH_ASSERT \ |
---|
25 | # -DCONFIGURATION \ |
---|
26 | # -DPOSITION \ |
---|
27 | |
---|
28 | # Flags : |
---|
29 | # DEBUG={level} - Print Debug Message |
---|
30 | # SYSTEMC - To generate a systemc's model |
---|
31 | # VHDL - To generate a vhdl's models |
---|
32 | # VHDL_TESTBENCH (need SYSTEMC) - In the simulation, generate two testbench's file (input and ouput) to validate the vhdl's model |
---|
33 | # VHDL_TESTBENCH_ASSERT (need SYSTEMC) - In the simulation, generate in testbench's file an serie of assert |
---|
34 | # STATISTICS (need SYSTEMC) - In the simulation, generate a statistics's file |
---|
35 | # POSITION - To generate a position's files (it's input of viewer) |
---|
36 | # CONFIGURATION - To generate a configuration's file (it's input of viewer and generator) |
---|
37 | # NO_TRANSLATE - No translate message |
---|
Note: See
TracBrowser
for help on using the repository browser.