Timeline
May 7, 2010:
- 6:47 PM Changeset [58] by
- Allow to bind interrupts to a specific CPU.
- 5:56 PM Changeset [57] by
- Compare vaddr > VM_MAXUSER_ADDRESS, not < 0
- 5:55 PM Changeset [56] by
- t8 is now the CURLWP register, don't use it. Save and use S8 instead.
- 4:24 PM Changeset [55] by
- Merge trap.c from CVS 1.217.12.26
- 4:22 PM Changeset [54] by
- Merge trap.c CVS 1.217.12.26
- 4:21 PM Changeset [53] by
- Make SMP kernels build again.
- 3:13 PM Changeset [52] by
- SOFTFLOAT is now FPEMUL
- 12:13 PM Changeset [51] by
- Make *_DEBUG build call ddb at splhigh()
- 12:11 PM Changeset [50] by
- Compare address against VM_MAXUSER_ADDRESS to decide if it's a kernel …
May 5, 2010:
- 8:06 PM Changeset [49] by
- Properly initialize status reg in PCB.
- 8:05 PM Changeset [48] by
- splsched() is the same as splhigh() these days.
- 8:04 PM Changeset [47] by
- Resolve merge conflicts (forgotten after last import)
Apr 23, 2010:
- 5:25 PM Changeset [46] by
- Make SOCLIB kernel build after matt-nb5-mips64 merge. Problem with …
- 8:46 AM Changeset [45] by
- Add missing files from matt-nb5-mips64-20100422
- 8:45 AM Changeset [44] by
- Add missed files from import
- 8:41 AM Changeset [43] by
- Undo bad copy
- 8:34 AM Changeset [42] by
- Add missing files from matt-nb5-mips64
- 8:32 AM Changeset [41] by
- Add missing files from matt-nb5-mips64
- 8:27 AM Changeset [40] by
- Merge matt-nb5-mips64-20100422 in trunk
- 12:07 AM Changeset [39] by
- Tag vendor branch to matt-nb5-mips64-20100422
- 12:06 AM Changeset [38] by
- Import the NetBSD matt-nb5-mips64 branch as of now, in the vendor branch.
Apr 22, 2010:
- 6:50 PM Changeset [37] by
- Work in progress on SMP. Not there yet …
- 3:55 PM Changeset [36] by
- Enable caches early if !VCACHE
Apr 21, 2010:
- 10:50 PM Changeset [35] by
- Make SMP kernel build (and work) with FDT.
- 7:42 PM Changeset [34] by
- Use the FDT to discover devices and route IRQs.
Apr 20, 2010:
- 10:58 PM Changeset [33] by
- Make non-CC, non-MLTIPROCESSOR kernel build and work again Pass FDT …
- 10:57 PM Changeset [32] by
- Switch boot CPU to 0 again Disable cache again, for non-CC platforms
- 8:20 PM Changeset [31] by
- Also pass xicu to cpu when there's no CPU info.
Apr 13, 2010:
- 12:27 AM Changeset [30] by
- More generic interrupt routing: - attach xicu before CPUs and pass …
Apr 9, 2010:
- 11:53 PM Changeset [29] by
- Add a cluster device, attach cpu and xicu to cluster. Only one cluster …
Note: See TracTimeline
for information about the timeline view.