

Outline

- Introduction
- Architecture of a RISC Processor
- Implementation



Pirouz Bazargan Sabet

June 2014

Implementation

Implementation of DEC cycle

- Next instruction address calculation



Pirouz Bazargan Sabet

June 2014

Implementation

- RISC vs. CISC
- Concept of pipeline
- An implementation of Mips
- Pipeline's problems
- Timing Optimization




Pirouz Bazargan Sabet

June 2014


Implementation

Example : `Beq rs, rt, label`





Pirouz Bazargan Sabet

June 2014



- ### Next Instruction Address
- Sequential address (SeqA)
 - Branch target address (BraA)
 - Jump address (JmpA)
 - Source register (Rs)
 - `0xBFC0 0000` (RstA)
 - `0xBFC0 0380` (BexA)
 - Exception base register (ExcA)
 - Return address (Epc)
 - Return address (Eepc)
- LIP 6**
Pirouz Bazargan Sabet June 2014



Next Instruction Address

Propagation delays on commands
Propagation delays on data

Pirouz Bazargan SabetJune 2014

Next Instruction Address

Considering data propagation delays

Pirouz Bazargan SabetJune 2014

Next Instruction Address

Considering data propagation delays

$$\text{BraA} > \begin{matrix} \text{SeqA} \\ \text{Rs} \end{matrix} \gg \begin{matrix} \text{Epc} \\ \text{Eepc} \\ \text{ImpA} \\ \text{ExcA} \end{matrix} > \begin{matrix} \text{RstA} \\ \text{BexA} \end{matrix}$$

Pirouz Bazargan SabetJune 2014

Next Instruction Address

Considering data propagation delays

Pirouz Bazargan SabetJune 2014

Next Instruction Address

- Sequential address (SeqA)
- Branch target address (BraA)

| | Beq | Bne | Bltz | Bgez | Blez | Bgtz |
|-----------|---------|---------|--------|--------|--------|--------|
| Condition | Rs = Rt | Rs ≠ Rt | Rs < 0 | Rs ≥ 0 | Rs ≤ 0 | Rs > 0 |
| True | BraA | BraA | BraA | BraA | BraA | BraA |
| False | SeqA | SeqA | SeqA | SeqA | SeqA | SeqA |

Pirouz Bazargan Sabet

June 2014

Next Instruction Address

- Sequential address (SeqA)
- Branch target address (BraA)

| | Beq | Bne | Bltz | Bgez | Blez | Bgtz |
|-----------|---------|---------|--------|--------|--------|--------|
| Condition | Rs = Rt | Rs = Rt | Rs < 0 | Rs < 0 | Rs ≤ 0 | Rs ≤ 0 |
| True | BraA | SeqA | BraA | SeqA | BraA | SeqA |
| False | SeqA | BraA | SeqA | BraA | SeqA | BraA |

3 conditions instead of 6 - swapped data

Pirouz Bazargan Sabet

June 2014

Next Instruction Address

Rs = Rt if Beq

Rs ≠ Rt if Bne

Rs < 0 if Bltz

Rs ≥ 0 if Bgez

Rs ≤ 0 if Blez

Rs > 0 if Bgtz

NextPc

Propagation delays on commands

Pirouz Bazargan Sabet

June 2014

Next Instruction Address

Rs = Rt if Beq, Bne

Rs < 0 if Bltz, Bgez

Rs ≤ 0 if Blez, Bgtz

NextPc

C = 1 if Beq, Bltz, Blez

C = 0 if Bne, Bgez, Bgtz

Propagation delays on commands

Pirouz Bazargan Sabet

June 2014

Next Instruction Address

- Sequential address (SeqA)
- Branch target address (BraA)

or

| | | | | | | |
|-----------|---------|---------|--------|--------|--------|--------|
| | ▽ | | | ▽ | | |
| | Beq | Bne | Bltz | Bgez | Blez | Bgtz |
| Condition | Rs = Rt | Rs = Rt | Rs < 0 | Rs < 0 | Rs ≤ 0 | Rs ≤ 0 |
| True | BraA | SeqA | BraA | SeqA | BraA | SeqA |
| False | SeqA | BraA | SeqA | BraA | SeqA | BraA |

Rs < 0
Rs = 0

2 conditions instead of 6 - swapped data

Pirouz Bazargan Sabet

June 2014

Next Instruction Address

if $C1 = 1$ and $C2 = 0 \Rightarrow S = X$
 if $C1 = 0$ and $C2 = 1 \Rightarrow S = Y$

Pirouz Bazargan Sabet

June 2014

Next Instruction Address

Rs = Rt if Beq, Bne, Blez, Bgtz
 Rs < 0 if Bltz, Bgez, Blez, Bgtz

C = 1 if Beq, Bltz, Blez
 C = 0 if Bne, Bgez, Bgtz

Propagation delays on commands

Pirouz Bazargan Sabet

June 2014

Next Instruction Address


Putting all together

C7 = Status (2)
 C6 = Eret
 C9 = Status (22)
 C8 = Reset
 C5 = Eret + J

Pirouz Bazargan Sabet

June 2014

Next Instruction Address




| | C0 | C1 | C2 | C3 | C4 |
|--------|----------------|----|--------------|----|----|
| Beq T | 1 | 1 | 1 | 1 | 1 |
| Beq F | 0 | 1 | 1 | 1 | 1 |
| Bne T | 0 | 0 | 0 | 1 | 1 |
| Bne F | 1 | 0 | 0 | 1 | 1 |
| Bltz T | - | 1 | 0 | 1 | 1 |
| Bltz F | - | 0 | 1 | 1 | 1 |
| Blez T | 1 if $R_s=R_t$ | 1 | 0 if $R_s<0$ | 1 | 1 |
| Blez F | 0 | 0 | 1 | 1 | 1 |
| Bgtz T | 0 | 0 | 1 | 1 | 1 |
| Bgtz F | 1 | 0 | 0 | 1 | 1 |
| Bgez T | - | 0 | 1 | 1 | 1 |
| Bgez F | - | 1 | 0 | 1 | 1 |
| Jr | - | 1 | 0 | 0 | - |
| J | - | 0 | 1 | - | 1 |
| Eret | - | 0 | 1 | - | 1 |
| Seq | - | 0 | 1 | - | 1 |
| XR | - | 0 | 1 | - | 0 |

In Blez, Bgtz,
the Rt field is 0
(Rt = R0)



Next Instruction Address



| | C0 | C1 | C2 | C3 | C4 |
|--------|----------------|----|--------------|----|----|
| Beq T | 1 | 1 | 1 | 1 | 1 |
| Beq F | 0 | 1 | 1 | 1 | 1 |
| Bne T | 0 | 0 | 0 | 1 | 1 |
| Bne F | 1 | 0 | 0 | 1 | 1 |
| Bltz T | - | 1 | 0 | 1 | 1 |
| Bltz F | - | 0 | 1 | 1 | 1 |
| Blez T | 1 if $R_s=R_t$ | 1 | 0 if $R_s<0$ | 1 | 1 |
| Blez F | 0 | 0 | 1 | 1 | 1 |
| Bgtz T | 0 | 0 | 1 | 1 | 1 |
| Bgtz F | 1 | 1 | 0 | 1 | 1 |
| Bgez T | - | 0 | 1 | 1 | 1 |
| Bgez F | - | 1 | 0 | 1 | 1 |
| Jr | - | 1 | 0 | 0 | - |
| J | - | 0 | 1 | - | 1 |
| Eret | - | 0 | 1 | - | 1 |
| Seq | - | 0 | 1 | - | 1 |
| XR | - | 0 | 1 | - | 0 |

$$C3 = Br$$

$$C4 = \overline{XR}$$

$$C2 = (Bltz+Bgez+ Blez+Bgtz) \cdot (Rs < 0) + Beq + J + Eret + Seq + XR$$

$$C1 = (Bltz+Bgez+ Blez+Bgtz) \cdot (Rs < 0) + Beq + Jr$$

$$C0 = (Rs=Rt)$$