

Outline

- ❑ Introduction
- ❑ Architecture of a RISC Processor
- ❑ Implementation



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Exception / Interrupt / Reset mechanism :

- **Reset mechanism**
- Interrupt mechanism
- Exception mechanism



Pirouz Bazargan Sabet

March 2010

Architecture

- ❑ Software visible registers
- ❑ Memory Addressing
- ❑ The instruction set
- ❑ **The exception / reset mechanism**



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Reset

Re-initialize the system (the processor and all the other components of the system)

- Abort the execution of the current program**
- All the data are lost**
- Re-initialize the software (including the OS)**



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Reset Abort the current program
Jump to the Reset Handler

- Initialize the address of the next instruction : `0xBFC0 0000`
- Initialize the Status Register :



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Reset Abort the current program
Jump to the Reset Handler

- Initialize the address of the next instruction : `0xBFC0 0000`
- Initialize the Status Register : `0x0000 0004`



Pirouz Bazargan Sabet

March 2010

Exception / Reset

- Status Register



Mode
`00 10`

<code>10 00</code>	: user
<code>00 xx</code>	: kernel
<code>xx 1x</code>	: kernel
<code>xx x1</code>	: kernel



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Exception / Interrupt / Reset mechanism :

- Reset mechanism
- Interrupt mechanism
- Exception mechanism



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Exception vs. Interrupt

Interrupts are events that require the processor to perform some operation

Interrupts are normal events during the life of a program

Exceptions are events that denote a malfunction in the program

Exceptions are abnormal events during the life of a program



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Interrupt Stop executing the current program
Execute the Interrupt Handler
Resume the interrupted program

- Initialize the address of the next instruction :
Ebase (31 downto 12) & X"180" : EXH-ADR




Pirouz Bazargan Sabet

March 2010

Exception / Reset

Interrupt




Pirouz Bazargan Sabet

March 2010

Exception / Reset

Interrupt



@ IH = Ebase (31 downto 12) & X"180"



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Reset Abort the current program
Jump to the Reset Handler

- Initialize the address of the next instruction : **0xBFC0 0000**
- Initialize the Status Register : **0x0000 0004**
- Initialize the Exception Base Register : **0x8000 0000**




Pirouz Bazargan Sabet

March 2010

Exception / Reset


- Status Register



Pirouz Bazargan Sabet

March 2010

Exception / Reset



What happens if an interrupt occurs during the boot ?

→ Go to **EXH-ADR**

If the Os is not yet loaded ?

→ Go to **0xBFC0 0380**



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Reset Abort the current program
Jump to the Reset Handler

- Initialize the address of the next instruction : **0xBFC0 0000**
- Initialize the Status Register : **0x0040 0004**
- Initialize the Exception Base Register : **0x8000 0000**



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Interrupt Stop executing the current program
Execute the Interrupt Handler
Resume the interrupted program

- Initialize the address of the next instruction :
if *BootExcVect* = 0 **EXH-ADR**
if *BootExcVect* = 1 **0xBFC0 0380**


- Set the SR : Mode (Kernel)



Pirouz Bazargan Sabet

March 2010

Exception / Reset



@ IH = Ebase (31 downto 12) & X"180"




Pirouz Bazargan Sabet

March 2010

Exception / Reset

- Status Register



Pirouz Bazargan Sabet

March 2010

Exception / Reset




Interrupt Stop executing the current program
Execute the Interrupt Handler
Resume the interrupted program

- Initialize the address of the next instruction :
if *BootExcVect* = 0 **EXH-ADR**
if *BootExcVect* = 1 **0xBFC0 0380**
- Save the return address in EPC
- Set the SR : Mode (Kernel)




Pirouz Bazargan Sabet

March 2010



- ### Exception / Reset
- Interrupt** Stop executing the current program
Execute the Interrupt Handler
Resume the interrupted program
- Initialize the address of the next instruction :
 - if $BootExcVect = 0$ **EXH-ADR**
 - if $BootExcVect = 1$ **0xBFC0 0380**
 - Save the return address in EPC
 - Set the SR : Mode (Kernel), set the Global Int Mask
- LIP 6** Pirouz Bazargan Sabet March 2010



Exception / Reset


Interrupt Stop executing the current program
 Execute the Interrupt Handler
 Resume the interrupted program

- Initialize the address of the next instruction :
 - if *BootExcVect* = 0 **EXH-ADR**
 - if *BootExcVect* = 1 **0xBFC0 0380**
- Save the return address in EPC
- Set the SR : Mode (Kernel) , set the Global Int Mask
- Set the Cause

LIP 6

Pirouz Bazargan Sabet

March 2010



➤ Interrupt

Exception

Exception causes


LIP 6

Pirouz Bazargan Sabet

March 2010

Exception / Reset

● Cause Register Interrupt if set to 1



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Exception / Interrupt / Reset mechanism :

- Reset mechanism
- Interrupt mechanism
- Exception mechanism



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Reset Abort the current program
 Jump to the Reset Handler


- Initialize the address of the next instruction : **0xBFC0 0000**
- Initialize the Status Register : **0x0040 0004**
- Initialize the Cause Register : **0x0000 0000**
- Save the return address into Eepc
- Initialize the Exception Base Register : **0x8000 0000**



Pirouz Bazargan Sabet

March 2010

Exception / Reset



Exception

To preserve the integrity of the system, the faulty instruction should not be executed

In most of the cases a faulty program is not resumed, but killed



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Exception Stop executing the current program
Execute the Exception Handler
Resume the interrupted program

- Initialize the address of the next instruction :
EXH-ADR or **0xBFC0 0380**
- Save the **faulty instruction's** address in EPC
- Set the SR : Mode (Kernel), set the Global Int Mask
- Set the Cause
- Set the BadVAddr



Pirouz Bazargan Sabet

March 2010

Exception

Exception causes


- Overflow
- Illegal read address
- Illegal write address
- Coprocessor unusable



Pirouz Bazargan Sabet

March 2010


Exception / Reset



Pirouz Bazargan Sabet

March 2010

Exception / Reset



Pirouz Bazargan Sabet

March 2010

Exception

Exception causes

- Overflow
- Illegal read address
- Illegal write address
- Coprocessor unusable
- Unknown instruction
- Syscall
- Break
- Trap
- Data bus error
- Instruction bus error
- Machine check



Pirouz Bazargan Sabet

March 2010

Exception / Reset

Exception vs. Interrupt

Interrupts are events that require the processor to perform some operation

Interrupts are asynchronous
⇒ no emergency

Exceptions are events that denote a malfunction in the program

An exception denotes an error
⇒ the faulty instruction should NOT be executed



Pirouz Bazargan Sabet

March 2010