| MultiMPITest Project Status (11/05/2012 - 16:48:15) | |||
| Project File: | MPI_CORE_COMPONENTS.xise | Parser Errors: | No Errors |
| Module Name: | RAM_v | Implementation State: | Synthesized |
| Target Device: | xc6slx100-3fgg484 |
|
No Errors |
| Product Version: | ISE 12.3 |
|
1 Warning (1 new) |
| Design Goal: | Balanced |
|
|
| Design Strategy: | Xilinx Default (unlocked) |
|
|
| Environment: | System Settings |
|
|
| Current Warnings | [-] | |
| Synthesis Warnings | New | |
| WARNING:Xst:1336: - (*) More than 100% of Device resources are used | New | |
| Device Utilization Summary (estimated values) | [-] | |||
| Logic Utilization | Used | Available | Utilization | |
| Number of Slice Registers | 66 | 126576 | 0% | |
| Number of Slice LUTs | 57062 | 63288 | 90% | |
| Number of fully used LUT-FF pairs | 66 | 57062 | 0% | |
| Number of bonded IOBs | 101 | 326 | 30% | |
| Number of BUFG/BUFGCTRLs | 2 | 16 | 12% | |
| Detailed Reports | [-] | |||||
| Report Name | Status | Generated | Errors | Warnings | Infos | |
| Synthesis Report | Current | Mon 5. Nov 16:48:13 2012 | 0 | 1 Warning (1 new) | 1 Info (1 new) | |
| Translation Report | ||||||
| Map Report | ||||||
| Place and Route Report | ||||||
| Power Report | ||||||
| Post-PAR Static Timing Report | ||||||
| Bitgen Report | ||||||
| Secondary Reports | [-] | ||
| Report Name | Status | Generated | |
| ISIM Simulator Log | Out of Date | Mon 5. Nov 15:29:30 2012 | |
| WebTalk Report | Out of Date | Fri 17. Aug 16:33:25 2012 | |
| WebTalk Log File | Out of Date | Fri 17. Aug 16:33:28 2012 | |