source:
PROJECT_CORE_MPI/CORE_MPI/TRUNK/ipcore_dir/coregen.cgp
@
124
Last change on this file since 124 was 15, checked in by , 12 years ago | |
---|---|
File size: 243 bytes |
Rev | Line | |
---|---|---|
[15] | 1 | SET designentry = VHDL |
2 | SET BusFormat = BusFormatAngleBracketNotRipped | |
3 | SET devicefamily = virtex5 | |
4 | SET device = xc5vlx50t | |
5 | SET package = ff1136 | |
6 | SET speedgrade = -3 | |
7 | SET FlowVendor = Foundation_ISE | |
8 | SET VerilogSim = True | |
9 | SET VHDLSim = True |
Note: See TracBrowser
for help on using the repository browser.