[115] | 1 | Core name: Xilinx LogiCORE Block Memory Generator |
---|
| 2 | Version: 6.2 |
---|
| 3 | Release Date: June 22, 2011 |
---|
| 4 | |
---|
| 5 | |
---|
| 6 | ================================================================================ |
---|
| 7 | |
---|
| 8 | This document contains the following sections: |
---|
| 9 | |
---|
| 10 | 1. Introduction |
---|
| 11 | 2. New Features |
---|
| 12 | 3. Supported Devices |
---|
| 13 | 4. Resolved Issues |
---|
| 14 | 5. Known Issues |
---|
| 15 | 6. Technical Support |
---|
| 16 | 7. Core Release History |
---|
| 17 | 8. Legal Disclaimer |
---|
| 18 | |
---|
| 19 | ================================================================================ |
---|
| 20 | |
---|
| 21 | |
---|
| 22 | 1. INTRODUCTION |
---|
| 23 | |
---|
| 24 | For installation instructions for this release, please go to: |
---|
| 25 | |
---|
| 26 | http://www.xilinx.com/ipcenter/coregen/ip_update_install_instructions.htm |
---|
| 27 | |
---|
| 28 | For system requirements: |
---|
| 29 | |
---|
| 30 | http://www.xilinx.com/ipcenter/coregen/ip_update_system_requirements.htm |
---|
| 31 | |
---|
| 32 | This file contains release notes for the Xilinx LogiCORE IP Block Memory Generator v6.2 |
---|
| 33 | solution. For the latest core updates, see the product page at: |
---|
| 34 | |
---|
| 35 | http://www.xilinx.com/products/ipcenter/Block_Memory_Generator.htm |
---|
| 36 | |
---|
| 37 | |
---|
| 38 | 2. NEW FEATURES |
---|
| 39 | |
---|
| 40 | - ISE 13.2 software support |
---|
| 41 | - Virtex-7L, Kintex-7L, Artix-7* and Zynq-7000* device support |
---|
| 42 | |
---|
| 43 | 3. SUPPORTED DEVICES |
---|
| 44 | |
---|
| 45 | The following device families are supported by the core for this release. |
---|
| 46 | |
---|
| 47 | Zynq-7000* |
---|
| 48 | |
---|
| 49 | Virtex-7 |
---|
| 50 | Virtex-7 XT (7vx485t) |
---|
| 51 | Virtex-7 -2L |
---|
| 52 | |
---|
| 53 | Kintex-7 |
---|
| 54 | Kintex-7 -2L |
---|
| 55 | |
---|
| 56 | Artix-7* |
---|
| 57 | |
---|
| 58 | Virtex-6 XC CXT/LXT/SXT/HXT |
---|
| 59 | Virtex-6 XQ LXT/SXT |
---|
| 60 | Virtex-6 -1L XQ LXT/SXT |
---|
| 61 | |
---|
| 62 | Spartan-6 XC LX/LXT |
---|
| 63 | Spartan-6 XA |
---|
| 64 | Spartan-6 XQ LX/LXT |
---|
| 65 | Spartan-6 -1L XQ LX |
---|
| 66 | |
---|
| 67 | Virtex-5 XC LX/LXT/SXT/TXT/FXT |
---|
| 68 | Virtex-5 XQ LX/ LXT/SXT/FXT |
---|
| 69 | |
---|
| 70 | Virtex-4 XC LX/SX/FX |
---|
| 71 | Virtex-4 XQ LX/SX/FX |
---|
| 72 | Virtex-4 XQR LX/SX/FX |
---|
| 73 | |
---|
| 74 | Spartan-3 XC |
---|
| 75 | Spartan-3 XA |
---|
| 76 | Spartan-3A XC 3A / 3A DSP / 3AN DSP |
---|
| 77 | Spartan-3A XA 3A / 3A DSP |
---|
| 78 | Spartan-3E XC |
---|
| 79 | Spartan-3E XA |
---|
| 80 | |
---|
| 81 | *To access these devices in the ISE Design Suite, contact your Xilinx FAE. |
---|
| 82 | |
---|
| 83 | 4. RESOLVED ISSUES |
---|
| 84 | |
---|
| 85 | The following issues are resolved in Block Memory Generator v6.2: |
---|
| 86 | |
---|
| 87 | 1. Core errors in NGDBuild when the depth is too large (especially for Spartan-6 devices) |
---|
| 88 | Version Fixed: v6.2 |
---|
| 89 | - CR 587481 |
---|
| 90 | - AR 39718 |
---|
| 91 | |
---|
| 92 | 5. KNOWN ISSUES |
---|
| 93 | |
---|
| 94 | The following are known issues for v6.2 of this core at time of release: |
---|
| 95 | |
---|
| 96 | 1. Virtex-6 and Spartan-6: BRAM Memory collision error, when the user selects TDP (write_mode= Read First) |
---|
| 97 | Work around: The user must review the possible scenarios that causes the collission and revise |
---|
| 98 | their design to avoid those situations. |
---|
| 99 | - CR588505 |
---|
| 100 | |
---|
| 101 | Note: Refer to UG383, 'Conflict Avoidance' section when using TDP Memory - with |
---|
| 102 | Write Mode = Read First in conjunction with asynchronous clocking |
---|
| 103 | |
---|
| 104 | 2. Power estimation figures in the datasheet are preliminary for Virtex-5 and Spartan-3. |
---|
| 105 | |
---|
| 106 | 3. Core does not generate for large memories. Depending on the |
---|
| 107 | machine the ISE CORE Generator software runs on, the maximum size of the memory that |
---|
| 108 | can be generated will vary. For example, a Dual Pentium-4 server |
---|
| 109 | with 2 GB RAM can generate a memory core of size 1.8 MBits or 230 KBytes |
---|
| 110 | - CR 415768 |
---|
| 111 | - AR 24034 |
---|
| 112 | |
---|
| 113 | The most recent information, including known issues, workarounds, and resolutions for |
---|
| 114 | this version is provided in the IP Release Notes User Guide located at |
---|
| 115 | |
---|
| 116 | www.xilinx.com/support/documentation/user_guides/xtp025.pdf |
---|
| 117 | |
---|
| 118 | 6. TECHNICAL SUPPORT |
---|
| 119 | |
---|
| 120 | To obtain technical support, create a WebCase at www.xilinx.com/support. |
---|
| 121 | Questions are routed to a team with expertise using this product. |
---|
| 122 | |
---|
| 123 | Xilinx provides technical support for use of this product when used |
---|
| 124 | according to the guidelines described in the core documentation, and |
---|
| 125 | cannot guarantee timing, functionality, or support of this product for |
---|
| 126 | designs that do not follow specified guidelines. |
---|
| 127 | |
---|
| 128 | 7. CORE RELEASE HISTORY |
---|
| 129 | |
---|
| 130 | Date By Version Description |
---|
| 131 | ================================================================================ |
---|
| 132 | 06/22/2011 Xilinx, Inc. 6.2 ISE 13.2 support;Virtex-7L,Kintex-7L,Artix7 and Zynq-7000* device support; |
---|
| 133 | 03/01/2011 Xilinx, Inc. 6.1 ISE 13.1 support and Virtex-7 and Kintex-7 device support; AXI4/AXI4-Lite Support |
---|
| 134 | 09/21/2010 Xilinx, Inc. 4.3 ISE 12.3 support |
---|
| 135 | 07/23/2010 Xilinx, Inc. 4.2 ISE 12.2 support |
---|
| 136 | 04/19/2010 Xilinx, Inc. 4.1 ISE 12.1 support |
---|
| 137 | 03/09/2010 Xilinx, Inc. 3.3 rev 2 Fix for V6 Memory collision issue |
---|
| 138 | 12/02/2009 Xilinx, Inc. 3.3 rev 1 ISE 11.4 support; Spartan-6 Low Power |
---|
| 139 | Device support; Automotive Spartan 3A |
---|
| 140 | DSP device support |
---|
| 141 | 09/16/2009 Xilinx, Inc. 3.3 Revised to v3.3 |
---|
| 142 | 06/24/2009 Xilinx, Inc. 3.2 Revised to v3.2 |
---|
| 143 | 04/24/2009 Xilinx, Inc. 3.1 Revised to v3.1 |
---|
| 144 | 09/19/2008 Xilinx, Inc. 2.8 Revised to v2.8 |
---|
| 145 | 03/24/2008 Xilinx, Inc. 2.7 10.1 support; Revised to v2.7 |
---|
| 146 | 10/03/2007 Xilinx, Inc. 2.6 Revised to v2.6 |
---|
| 147 | 07/2007 Xilinx, Inc. 2.5 Revised to v2.5 |
---|
| 148 | 04/2007 Xilinx, Inc. 2.4 Revised to v2.4 rev 1 |
---|
| 149 | 02/2007 Xilinx, Inc. 2.4 Revised to v2.4 |
---|
| 150 | 11/2006 Xilinx, Inc. 2.3 Revised to v2.3 |
---|
| 151 | 09/2006 Xilinx, Inc. 2.2 Revised to v2.2 |
---|
| 152 | 06/2006 Xilinx, Inc. 2.1 Revised to v2.1 |
---|
| 153 | 01/2006 Xilinx, Inc. 1.1 Initial release |
---|
| 154 | ================================================================================ |
---|
| 155 | |
---|
| 156 | 8. Legal Disclaimer |
---|
| 157 | |
---|
| 158 | (c) Copyright 2006 - 2011 Xilinx, Inc. All rights reserved. |
---|
| 159 | |
---|
| 160 | This file contains confidential and proprietary information |
---|
| 161 | of Xilinx, Inc. and is protected under U.S. and |
---|
| 162 | international copyright and other intellectual property |
---|
| 163 | laws. |
---|
| 164 | |
---|
| 165 | DISCLAIMER |
---|
| 166 | This disclaimer is not a license and does not grant any |
---|
| 167 | rights to the materials distributed herewith. Except as |
---|
| 168 | otherwise provided in a valid license issued to you by |
---|
| 169 | Xilinx, and to the maximum extent permitted by applicable |
---|
| 170 | law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND |
---|
| 171 | WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES |
---|
| 172 | AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING |
---|
| 173 | BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON- |
---|
| 174 | INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and |
---|
| 175 | (2) Xilinx shall not be liable (whether in contract or tort, |
---|
| 176 | including negligence, or under any other theory of |
---|
| 177 | liability) for any loss or damage of any kind or nature |
---|
| 178 | related to, arising under or in connection with these |
---|
| 179 | materials, including for any direct, or any indirect, |
---|
| 180 | special, incidental, or consequential loss or damage |
---|
| 181 | (including loss of data, profits, goodwill, or any type of |
---|
| 182 | loss or damage suffered as a result of any action brought |
---|
| 183 | by a third party) even if such damage or loss was |
---|
| 184 | reasonably foreseeable or Xilinx had been advised of the |
---|
| 185 | possibility of the same. |
---|
| 186 | |
---|
| 187 | CRITICAL APPLICATIONS |
---|
| 188 | Xilinx products are not designed or intended to be fail- |
---|
| 189 | safe, or for use in any application requiring fail-safe |
---|
| 190 | performance, such as life-support or safety devices or |
---|
| 191 | systems, Class III medical devices, nuclear facilities, |
---|
| 192 | applications related to the deployment of airbags, or any |
---|
| 193 | other applications that could lead to death, personal |
---|
| 194 | injury, or severe property or environmental damage |
---|
| 195 | (individually and collectively, "Critical |
---|
| 196 | Applications"). Customer assumes the sole risk and |
---|
| 197 | liability of any use of Xilinx products in Critical |
---|
| 198 | Applications, subject only to applicable laws and |
---|
| 199 | regulations governing limitations on product liability. |
---|
| 200 | |
---|
| 201 | THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS |
---|
| 202 | PART OF THIS FILE AT ALL TIMES. |
---|
| 203 | |
---|