source:
PROJECT_SMART_EEG/trunk/hw
| Name | Size | Rev | Age | Author | Last Change |
|---|---|---|---|---|---|
| ../ | |||||
| projects | 88 | 12 years | Updating qsys file | ||
| sync_sys | 89 | 12 years | Added Headline comments for Verilog files explaining their brief … | ||
| waaves | 83 | 12 years | Initial Commit | ||
Note: See TracBrowser
for help on using the repository browser.
![(please configure the [header_logo] section in trac.ini)](/trac/syel/chrome/site/your_project_logo.png)