source: PROJECT_SMART_EEG/trunk/hw @ 88

Name Size Rev Age Author Last Change
../
waaves 83   11 years szahmed Initial Commit
sync_sys 87   11 years lambert Adding generation simulation support for verilog
projects 88   11 years lambert Updating qsys file
Note: See TracBrowser for help on using the repository browser.