Index: /PROJECT_CORE_MPI/MPI_HCL/TRUNK/Test_Timer/Test_Timer.gise
===================================================================
--- /PROJECT_CORE_MPI/MPI_HCL/TRUNK/Test_Timer/Test_Timer.gise	(revision 127)
+++ /PROJECT_CORE_MPI/MPI_HCL/TRUNK/Test_Timer/Test_Timer.gise	(revision 128)
@@ -27,13 +27,315 @@
     <file xil_pn:fileType="FILE_NCD" xil_pn:name="EX4_FSM_guide.ncd" xil_pn:origination="imported"/>
     <file xil_pn:fileType="FILE_NCD" xil_pn:name="IP_Timer_guide.ncd" xil_pn:origination="imported"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MultiMPITest.bld"/>
+    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MultiMPITest.cmd_log"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MultiMPITest.lso"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MultiMPITest.ncd" xil_pn:subbranch="Par"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MultiMPITest.ngc"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MultiMPITest.ngd"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MultiMPITest.ngr"/>
+    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MultiMPITest.pad"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MultiMPITest.par" xil_pn:subbranch="Par"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MultiMPITest.pcf" xil_pn:subbranch="Map"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MultiMPITest.prj"/>
+    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MultiMPITest.ptwx"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MultiMPITest.stx"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MultiMPITest.syr"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MultiMPITest.twr" xil_pn:subbranch="Par"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MultiMPITest.twx" xil_pn:subbranch="Par"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MultiMPITest.unroutes" xil_pn:subbranch="Par"/>
+    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MultiMPITest.xpi"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MultiMPITest.xst"/>
     <file xil_pn:fileType="FILE_NCD" xil_pn:name="MultiMPITest_guide.ncd" xil_pn:origination="imported"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MultiMPITest_map.map" xil_pn:subbranch="Map"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MultiMPITest_map.mrp" xil_pn:subbranch="Map"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MultiMPITest_map.ncd" xil_pn:subbranch="Map"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MultiMPITest_map.ngm" xil_pn:subbranch="Map"/>
+    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_map.xrpt"/>
+    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_ngdbuild.xrpt"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MultiMPITest_pad.csv" xil_pn:subbranch="Par"/>
+    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MultiMPITest_pad.txt" xil_pn:subbranch="Par"/>
+    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_par.xrpt"/>
+    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MultiMPITest_summary.html"/>
+    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MultiMPITest_summary.xml"/>
+    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MultiMPITest_usage.xml"/>
+    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MultiMPITest_xst.xrpt"/>
     <file xil_pn:fileType="FILE_NCD" xil_pn:name="RAM_v_guide.ncd" xil_pn:origination="imported"/>
+    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
+    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
+    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
+    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
+    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
+    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
+    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="mpi_test.fdo"/>
+    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
+    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
+    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
   </files>
 
   <transforms xmlns="http://www.xilinx.com/XMLSchema">
+    <transform xil_pn:end_ts="1395253035" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1395253035">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253035" xil_pn:in_ck="6933023978948769501" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1395253035">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="../Core_MPI/CORE_MPI.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/DEMUX1.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/DMA_ARBITER.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX1_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX2_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX3_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX4_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/Ex0_Fsm.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/Ex5_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/FIFO_64_FWFT.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/FIfo_mem.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/FIfo_proc.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPICORETEST.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_CORE_SCHEDULER.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_NOC.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_PKG.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_RMA.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MUX1.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MUX8.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MultiMPITest.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/Packet_type.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/RAM_32_32.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/RAM_64.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/RAM_MUX.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/SetBit.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/image_pkg.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/load_instr.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/round_robbin_machine.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/test_DMA.vhd"/>
+      <outfile xil_pn:name="../HCL_Arch_conf.vhd"/>
+      <outfile xil_pn:name="../HT_process.vhd"/>
+      <outfile xil_pn:name="../Hold_FSM.vhd"/>
+      <outfile xil_pn:name="../IP_Timer.vhd"/>
+      <outfile xil_pn:name="../NoC/Arbiter.vhd"/>
+      <outfile xil_pn:name="../NoC/CoreTypes.vhd"/>
+      <outfile xil_pn:name="../NoC/Crossbar.vhd"/>
+      <outfile xil_pn:name="../NoC/Crossbit.vhd"/>
+      <outfile xil_pn:name="../NoC/FIFO_256_FWFT.vhd"/>
+      <outfile xil_pn:name="../NoC/FIFO_DP.vhd"/>
+      <outfile xil_pn:name="../NoC/INPUT_PORT_MODULE.vhd"/>
+      <outfile xil_pn:name="../NoC/OUTPUT_PORT_MODULE.vhd"/>
+      <outfile xil_pn:name="../NoC/PortRam.vhd"/>
+      <outfile xil_pn:name="../NoC/Proto_receiv.vhd"/>
+      <outfile xil_pn:name="../NoC/RAM_256.vhd"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER10_10.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER11_11.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER12_12.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER13_13.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER14_14.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER15_15.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER16_16.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER2_2.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER3_3.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER4_4.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER5_5.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER6_6.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER7_7.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER8_8.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER9_9.VHD"/>
+      <outfile xil_pn:name="../NoC/SWITCH_GEN.vhd"/>
+      <outfile xil_pn:name="../NoC/SWITCH_GENERIQUE.vhd"/>
+      <outfile xil_pn:name="../NoC/Scheduler.vhd"/>
+      <outfile xil_pn:name="../NoC/conv.vhd"/>
+      <outfile xil_pn:name="../NoC/proto_send.vhd"/>
+      <outfile xil_pn:name="../NoC/stimuli1.vhd"/>
+      <outfile xil_pn:name="../NoC/test_xbar_8x8.vhd"/>
+      <outfile xil_pn:name="../PE.vhd"/>
+      <outfile xil_pn:name="../mpi_test.vhd"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253035" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8801908244967488165" xil_pn:start_ts="1395253035">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253035" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3275490455063375833" xil_pn:start_ts="1395253035">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253035" xil_pn:in_ck="-4721685615919775683" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2807353887341256342" xil_pn:start_ts="1395253035">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="ipcore_dir/mem8k8.ngc"/>
+      <outfile xil_pn:name="ipcore_dir/mem8k8.vhd"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253035" xil_pn:in_ck="6976421074370935990" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1395253035">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="../Core_MPI/CORE_MPI.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/DEMUX1.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/DMA_ARBITER.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX1_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX2_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX3_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/EX4_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/Ex0_Fsm.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/Ex5_FSM.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/FIFO_64_FWFT.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/FIfo_mem.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/FIfo_proc.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPICORETEST.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_CORE_SCHEDULER.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_NOC.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_PKG.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MPI_RMA.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MUX1.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MUX8.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/MultiMPITest.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/Packet_type.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/RAM_32_32.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/RAM_64.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/RAM_MUX.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/SetBit.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/image_pkg.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/load_instr.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/round_robbin_machine.vhd"/>
+      <outfile xil_pn:name="../Core_MPI/test_DMA.vhd"/>
+      <outfile xil_pn:name="../HCL_Arch_conf.vhd"/>
+      <outfile xil_pn:name="../HT_process.vhd"/>
+      <outfile xil_pn:name="../Hold_FSM.vhd"/>
+      <outfile xil_pn:name="../IP_Timer.vhd"/>
+      <outfile xil_pn:name="../NoC/Arbiter.vhd"/>
+      <outfile xil_pn:name="../NoC/CoreTypes.vhd"/>
+      <outfile xil_pn:name="../NoC/Crossbar.vhd"/>
+      <outfile xil_pn:name="../NoC/Crossbit.vhd"/>
+      <outfile xil_pn:name="../NoC/FIFO_256_FWFT.vhd"/>
+      <outfile xil_pn:name="../NoC/FIFO_DP.vhd"/>
+      <outfile xil_pn:name="../NoC/INPUT_PORT_MODULE.vhd"/>
+      <outfile xil_pn:name="../NoC/OUTPUT_PORT_MODULE.vhd"/>
+      <outfile xil_pn:name="../NoC/PortRam.vhd"/>
+      <outfile xil_pn:name="../NoC/Proto_receiv.vhd"/>
+      <outfile xil_pn:name="../NoC/RAM_256.vhd"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER10_10.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER11_11.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER12_12.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER13_13.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER14_14.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER15_15.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER16_16.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER2_2.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER3_3.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER4_4.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER5_5.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER6_6.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER7_7.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER8_8.VHD"/>
+      <outfile xil_pn:name="../NoC/SCHEDULER9_9.VHD"/>
+      <outfile xil_pn:name="../NoC/SWITCH_GEN.vhd"/>
+      <outfile xil_pn:name="../NoC/SWITCH_GENERIQUE.vhd"/>
+      <outfile xil_pn:name="../NoC/Scheduler.vhd"/>
+      <outfile xil_pn:name="../NoC/conv.vhd"/>
+      <outfile xil_pn:name="../NoC/proto_send.vhd"/>
+      <outfile xil_pn:name="../NoC/stimuli1.vhd"/>
+      <outfile xil_pn:name="../NoC/test_xbar_8x8.vhd"/>
+      <outfile xil_pn:name="../PE.vhd"/>
+      <outfile xil_pn:name="../mpi_test.vhd"/>
+      <outfile xil_pn:name="ipcore_dir/mem8k8.vhd"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253100" xil_pn:in_ck="8499758427208669482" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-9125186505467785876" xil_pn:start_ts="1395253035">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="mpi_test.fdo"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253902" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1395253902">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253902" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1582102620978348987" xil_pn:start_ts="1395253902">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253903" xil_pn:in_ck="-4721685615919775683" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2807353887341256342" xil_pn:start_ts="1395253902">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="ipcore_dir/mem8k8.ngc"/>
+      <outfile xil_pn:name="ipcore_dir/mem8k8.vhd"/>
+    </transform>
     <transform xil_pn:end_ts="1393949142" xil_pn:in_ck="2234850181043412427" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1393949142">
       <status xil_pn:value="SuccessfullyRun"/>
       <status xil_pn:value="ReadyToRun"/>
     </transform>
+    <transform xil_pn:end_ts="1395253903" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8804766714685316537" xil_pn:start_ts="1395253903">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253903" xil_pn:in_ck="-1335772100541163525" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1395253903">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395253903" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4624523187203829856" xil_pn:start_ts="1395253903">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395254070" xil_pn:in_ck="8499758427208669482" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3604278402045306212" xil_pn:start_ts="1395253903">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="WarningsGenerated"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <status xil_pn:value="OutOfDateForOutputs"/>
+      <status xil_pn:value="OutputChanged"/>
+      <outfile xil_pn:name="MultiMPITest.lso"/>
+      <outfile xil_pn:name="MultiMPITest.ngc"/>
+      <outfile xil_pn:name="MultiMPITest.ngr"/>
+      <outfile xil_pn:name="MultiMPITest.prj"/>
+      <outfile xil_pn:name="MultiMPITest.stx"/>
+      <outfile xil_pn:name="MultiMPITest.syr"/>
+      <outfile xil_pn:name="MultiMPITest.xst"/>
+      <outfile xil_pn:name="MultiMPITest_xst.xrpt"/>
+      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
+      <outfile xil_pn:name="webtalk_pn.xml"/>
+      <outfile xil_pn:name="xst"/>
+    </transform>
+    <transform xil_pn:end_ts="1395254071" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4542759591300251492" xil_pn:start_ts="1395254070">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+    </transform>
+    <transform xil_pn:end_ts="1395254085" xil_pn:in_ck="-8086002020225495248" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5155457213437603231" xil_pn:start_ts="1395254071">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="MultiMPITest.bld"/>
+      <outfile xil_pn:name="MultiMPITest.ngd"/>
+      <outfile xil_pn:name="MultiMPITest_ngdbuild.xrpt"/>
+      <outfile xil_pn:name="_ngo"/>
+      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
+    </transform>
+    <transform xil_pn:end_ts="1395254373" xil_pn:in_ck="2034496922163271928" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="7937066311386137899" xil_pn:start_ts="1395254085">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="MultiMPITest.pcf"/>
+      <outfile xil_pn:name="MultiMPITest_map.map"/>
+      <outfile xil_pn:name="MultiMPITest_map.mrp"/>
+      <outfile xil_pn:name="MultiMPITest_map.ncd"/>
+      <outfile xil_pn:name="MultiMPITest_map.ngm"/>
+      <outfile xil_pn:name="MultiMPITest_map.xrpt"/>
+      <outfile xil_pn:name="MultiMPITest_summary.xml"/>
+      <outfile xil_pn:name="MultiMPITest_usage.xml"/>
+      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
+    </transform>
+    <transform xil_pn:end_ts="1395254509" xil_pn:in_ck="-7713434038111607791" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1395254373">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="WarningsGenerated"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="MultiMPITest.ncd"/>
+      <outfile xil_pn:name="MultiMPITest.pad"/>
+      <outfile xil_pn:name="MultiMPITest.par"/>
+      <outfile xil_pn:name="MultiMPITest.ptwx"/>
+      <outfile xil_pn:name="MultiMPITest.unroutes"/>
+      <outfile xil_pn:name="MultiMPITest.xpi"/>
+      <outfile xil_pn:name="MultiMPITest_pad.csv"/>
+      <outfile xil_pn:name="MultiMPITest_pad.txt"/>
+      <outfile xil_pn:name="MultiMPITest_par.xrpt"/>
+      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
+    </transform>
+    <transform xil_pn:end_ts="1395254509" xil_pn:in_ck="2034496922163271796" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1395254482">
+      <status xil_pn:value="SuccessfullyRun"/>
+      <status xil_pn:value="ReadyToRun"/>
+      <outfile xil_pn:name="MultiMPITest.twr"/>
+      <outfile xil_pn:name="MultiMPITest.twx"/>
+      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
+    </transform>
   </transforms>
 
Index: /PROJECT_CORE_MPI/MPI_HCL/TRUNK/Test_Timer/Test_Timer.xise
===================================================================
--- /PROJECT_CORE_MPI/MPI_HCL/TRUNK/Test_Timer/Test_Timer.xise	(revision 127)
+++ /PROJECT_CORE_MPI/MPI_HCL/TRUNK/Test_Timer/Test_Timer.xise	(revision 128)
@@ -622,6 +622,6 @@
     <property xil_pn:name="Safe Implementation" xil_pn:value="No" xil_pn:valueState="default"/>
     <property xil_pn:name="Security" xil_pn:value="Enable Readback and Reconfiguration" xil_pn:valueState="default"/>
-    <property xil_pn:name="Selected Module Instance Name" xil_pn:value="/mpi_test" xil_pn:valueState="non-default"/>
-    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="work.mpi_test" xil_pn:valueState="non-default"/>
+    <property xil_pn:name="Selected Module Instance Name" xil_pn:value="/mpi_test/uut" xil_pn:valueState="non-default"/>
+    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="work.MultiMPITest" xil_pn:valueState="non-default"/>
     <property xil_pn:name="Selected Simulation Root Source Node Post-Map" xil_pn:value="" xil_pn:valueState="default"/>
     <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="" xil_pn:valueState="default"/>
@@ -646,5 +646,5 @@
     <property xil_pn:name="Specify 'define Macro Name and Value" xil_pn:value="" xil_pn:valueState="default"/>
     <property xil_pn:name="Specify Top Level Instance Names" xil_pn:value="" xil_pn:valueState="default"/>
-    <property xil_pn:name="Specify Top Level Instance Names Behavioral" xil_pn:value="work.mpi_test" xil_pn:valueState="default"/>
+    <property xil_pn:name="Specify Top Level Instance Names Behavioral" xil_pn:value="work.MultiMPITest" xil_pn:valueState="default"/>
     <property xil_pn:name="Specify Top Level Instance Names Post-Map" xil_pn:value="Default" xil_pn:valueState="default"/>
     <property xil_pn:name="Specify Top Level Instance Names Post-Route" xil_pn:value="Default" xil_pn:valueState="default"/>