xilinx.com project coregen 1.0 coregen ./ ./tmp/ ./tmp/_cg xc6slx75 spartan6 csg484 -3 BusFormatAngleBracketNotRipped VHDL true Foundation_ISE false false false Ngc false Behavioral VHDL_and_Verilog false