source: branches/with_autoconf/test_regression/19122005/system.cpp @ 56

#include <systemc.h>

#define ASSERT(x) \
  { errnum++; \
    if (!(x)) \
    { \
    cerr << "ASSERT : " #x "\n"; \
    exit (errnum); \
    } \
  }

using namespace std;

struct test : sc_module {
        sc_in_clk                       clk;
        sc_in<bool>                     i1;
        sc_in<int>                      i2;
        sc_in<int>                      i3;
#if 0
        sc_in<sc_int<4> >               i4;
        sc_in<sc_uint<4> >              i5;
#endif
#if 0
        sc_in<sc_uint<64> >             i6;
#endif
        sc_out<bool>                    o1;
        sc_out<int>                    o2;
        sc_out<int >                    o3;
#if 0
        sc_out<sc_int<4> >              o4;
        sc_out<sc_uint<4> >             o5;
#endif
#if 0
        sc_out<sc_uint<64> >            o6;
        sc_inout<sc_uint<64> >          io1;
#endif
//      sc_inout<sc_signed >            io2;
//      sc_inout<sc_unsigned >          io3;
        sc_inout<sc_uint<32> >          io4;
  sc_out<int>                     mealy1;
  sc_out<int>                     mealy2;

  sc_signal<bool>                 reg1;
  sc_signal<int>                  reg2;
  sc_signal<int>                  reg3;
#if 0
  sc_signal<sc_int<4> >           reg4;
  sc_signal<sc_uint<4> >          reg5;
#endif
#if 0
  sc_signal<sc_uint<64> >         reg6;
#endif
//  sc_signal<sc_signed   >         reg7;
//  sc_signal<sc_unsigned >         reg8;
  sc_signal<sc_uint<32> >         reg9;
  sc_signal<int>                  reg10;

  void fmealy1 ()
  {
    mealy1 = i2.read();
  }

  void fmealy2 ()
  {
    mealy2 = i2.read() + reg2.read();
  }

        void gen ()
  {
    o1  = reg1.read() ^ true;
    o2  = reg2.read()+ 1;
    o3  = reg3.read()+ 1;
//    o4  = reg4.read()+ 1;
//    o5  = reg5.read()+ 1;
//    o6  = reg6.read()+ 1;
//    io1 = reg6.read() * 2 + 1;
    io4 = reg9.read()+ 1;
  }

  void trans ()
  {
//    io2 = io2.read() + 1;
//    io3 = io3.read() + 1;
    reg1 = reg1.read() ^ 1;
    reg2 = reg2.read() + 1;
    reg3 = reg3.read() + 1;
//    reg4 = reg4.read() + 1;
//    reg5 = reg5.read() + 1;
//    reg6 = reg6.read() * 2 + 1;
    reg9 = reg9.read() + 2;
    reg10 = reg10.read() + i2.read();
  }

  SC_HAS_PROCESS(test);
        test (sc_module_name n) : sc_module (n),
    clk("clk"),
    i1("i1"), i2("i2"), i3("i3"), /*i4("i4"), i5("i5"), */ /*i6("i6"),*/
    o1("o1"), o2("o2"), o3("o3"), /*o4("o4"), o5("o5"), */ /*o6("o6"),
    io1("io1"), */io4("io4"), 
    mealy1("mealy1_equivalent_to_i2"),
    mealy2("mealy2_equivalent_to_i2_plus_reg2"),
    reg1("reg1_cycle_number_not_parity"),
    reg2("reg2_cycle_number"),
    reg3("reg3_cycle_number"),
//    reg4("reg4"),
//    reg5("reg5"),
//    reg6("reg6"),
//    reg7("reg7"),
//    reg8("reg8"),
    reg9("reg9_cycle_number_x2"),
    reg10("reg10_sum_cycle_number")
  {
                SC_METHOD(trans);
                sensitive << clk.pos();
    dont_initialize();
                SC_METHOD(gen);
                sensitive << clk.neg();
    dont_initialize();
                SC_METHOD(fmealy1);
                sensitive << i2;
    dont_initialize();
                SC_METHOD(fmealy2);
                sensitive << i2 << clk.neg();
    dont_initialize();
        };
};

int
usage (const char *com)
{
  cout << "Usage :\n" << com << " [#cycles]\n";
  return EXIT_FAILURE;
}

sc_signal<bool>              s01 ("i1_cycle_number_not_parity"),
                             s02 ("o2_not_reg1");
sc_signal<int>               s03 ("i2_cycle_number_x2"),
                             s04 ("o2_reg2_plus_one");
sc_signal<int>               s05 ("i3_cycle_number_x3"),
                             s06 ("o3_reg3_plus_one");
#if 0
sc_signal<sc_int<4> >        s07 ("s07"),
                             s08 ("s08");
sc_signal<sc_uint<4> >       s09 ("s09"),
                             s10 ("s10");
#endif
#if 0
sc_signal<sc_uint<64> >      s11 ("s11"),
                             s12 ("s12"),
                             s13 ("s13");
#endif
//sc_signal<sc_signed >        s14("s14");                     
//sc_signal<sc_unsigned >      s15("s15");
sc_signal<sc_uint<32> >      s16 ("io4_reg9_plus_one");
sc_signal<int>               s17 ("mealy1_equivalent_to_i2");
sc_signal<int>               s18 ("mealy2_i2_plus_reg2");

int
s (int i)
{
  int val = 0;
  while (i)
    val += i--;
  return val;
}

void*
func ()
{
  cerr << "func () at #" << sc_time_stamp () << endl;
  int i = (int)(sc_time_stamp ().to_double ()) / 1000;
  s01  = (i & 1) > 0;
  s03  = i * 2;
  s05  = i * 3;
//  s07  = i * 4;
//  s09  = i * 5;
//  s11  = i * 6;
  ++i;
  return 0;
}

void
save ()
{
#ifdef SYSTEMCASS_SPECIFIC
  char name[256];
  sprintf (name,"test_systemcass_%d.dat",((int)sc_time_stamp().to_double() / 1000));
  sc_save_simulation (name);
#endif
}

int sc_main (int argc, char *argv[])
{
  int errnum = 0;
        sc_clock  signal_clk("my_clock",1, 0.5);

  test test1("test1");
  test1.clk (signal_clk);
  test1.i1 (s01);
  test1.o1 (s02);
  test1.i2 (s03);
  test1.o2 (s04);
  test1.i3 (s05);
  test1.o3 (s06);
//  test1.i4 (s07);
//  test1.o4 (s08);
//  test1.i5 (s09);
//  test1.o5 (s10);
//  test1.i6 (s11);
//  test1.o6 (s12);
//  test1.io1(s13);
//  test1.io2(s14);
//  test1.io3(s15);
  test1.io4(s16);
  test1.mealy1(s17);
  test1.mealy2(s18);

        // Init & run
        sc_start (0);

#ifndef SOCVIEW
  if (argc != 2)
  {
    return usage (argv[0]);
  }

        int nb = atoi(argv[1]);

  if (nb == 0)
  {
    return usage (argv[0]);
  } 

  int i = 0;
  save ();
  while (i++ < nb)
  {
    func ();
    sc_start (1);
    save ();
  }
#else
  debug(&func);
#endif

        return EXIT_SUCCESS;
}

#undef sc_inout