source: branches/fault_tolerance/lib/iss2/src/iss2.cpp @ 673

/* -*- c++ -*-
 * SOCLIB_LGPL_HEADER_BEGIN
 * 
 * This file is part of SoCLib, GNU LGPLv2.1.
 * 
 * SoCLib is free software; you can redistribute it and/or modify it
 * under the terms of the GNU Lesser General Public License as published
 * by the Free Software Foundation; version 2.1 of the License.
 * 
 * SoCLib is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 * 
 * You should have received a copy of the GNU Lesser General Public
 * License along with SoCLib; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA
 * 02110-1301 USA
 * 
 * SOCLIB_LGPL_HEADER_END
 *
 * Copyright (c) UPMC, Lip6
 *         Nicolas Pouillon <nipo@ssji.net>, 2008
 */

#include <iostream>
#include "iss2.h"

namespace soclib { namespace common {

#define rstr(x) case Iss2::x: return #x

const char *mode_str(Iss2::ExecMode mode)
{
    switch(mode) {
        rstr(MODE_HYPER);
        rstr(MODE_KERNEL);
        rstr(MODE_USER);
    default: return "invalid";
    }
}

const char *type_str(Iss2::DataOperationType type)
{
    switch(type) {
        rstr(DATA_READ);
        rstr(DATA_WRITE);
        rstr(DATA_LL);
        rstr(DATA_SC);
        rstr(XTN_WRITE);
        rstr(XTN_READ);
    default: return "invalid";
    }
}
const char *xtn_str(Iss2::ExternalAccessType type)
{
    switch(type) {
        rstr(XTN_PTPR);
        rstr(XTN_TLB_MODE);
        rstr(XTN_ICACHE_FLUSH);
        rstr(XTN_DCACHE_FLUSH);
        rstr(XTN_ITLB_INVAL);
        rstr(XTN_DTLB_INVAL);
        rstr(XTN_ICACHE_INVAL);
        rstr(XTN_DCACHE_INVAL);
        rstr(XTN_ICACHE_PREFETCH);
        rstr(XTN_DCACHE_PREFETCH);
        rstr(XTN_SYNC);
        rstr(XTN_INS_ERROR_TYPE);
        rstr(XTN_DATA_ERROR_TYPE);
        rstr(XTN_INS_BAD_VADDR);
        rstr(XTN_DATA_BAD_VADDR);
        rstr(XTN_MMU_PARAMS);
        rstr(XTN_MMU_RELEASE);
        rstr(XTN_MMU_WORD_LO);
        rstr(XTN_MMU_WORD_HI);
        rstr(XTN_MMU_ICACHE_PA_INV);
        rstr(XTN_MMU_DCACHE_PA_INV);
        rstr(XTN_MMU_LL_RESET);
        rstr(XTN_MMU_DOUBLE_LL);
        rstr(XTN_MMU_DOUBLE_SC);
        rstr(XTN_DATA_PADDR_EXT);
        rstr(XTN_INST_PADDR_EXT);
    default: return "invalid";
    }
}

void Iss2::InstructionRequest::print( std::ostream &o ) const
{
    o << "<InsReq  "
      << (valid ? "  valid" : "invalid")
      << " mode " << mode_str(mode)
      << " @ " << std::hex << std::showbase << addr
      << ">";
}

void Iss2::InstructionResponse::print( std::ostream &o ) const
{
    o << "<InsRsp  " 
      << (valid ? "  valid" : "invalid")
      << " " << (error ? "   error" : "no error")
      << " ins " << std::hex << std::showbase << instruction << std::dec
      << ">";
}

void Iss2::DataRequest::print( std::ostream &o ) const
{
    o << "<DataReq "
      << (valid ? "  valid" : "invalid")
      << " mode " << mode_str(mode)
      << " type " << type_str(type);
    if ( type == XTN_READ || type == XTN_WRITE )
        //o << " (" << xtn_str((enum ExternalAccessType)addr) << ")";
        o << " (" << xtn_str((enum ExternalAccessType)(addr/4)) << ")";
    else
        o << " @ " << std::hex << std::showbase << addr << std::dec;
    o << " wdata " << std::hex << std::showbase << wdata
      << " be " << (int)be  << std::dec
      << ">";
}

void Iss2::DataResponse::print( std::ostream &o ) const
{
    o << "<DataRsp "
      << (valid ? "  valid" : "invalid")
      << " " << (error ? "   error" : "no error")
      << " rdata " << std::hex << std::showbase << rdata
      << ">";
}


}}

// Local Variables:
// tab-width: 4
// c-basic-offset: 4
// c-file-offsets:((innamespace . 0)(inline-open . 0))
// indent-tabs-mode: nil
// End:

// vim: filetype=cpp:expandtab:shiftwidth=4:tabstop=4:softtabstop=4