1 | #!/usr/bin/env python |
---|
2 | |
---|
3 | from mapping import * |
---|
4 | |
---|
5 | ####################################################################################### |
---|
6 | # file : arch.py (for the tsar_generic_iob architecture) |
---|
7 | # date : may 2014 |
---|
8 | # author : Alain Greiner |
---|
9 | ####################################################################################### |
---|
10 | # This file contains a mapping generator for the "tsar_generic_iob" platform. |
---|
11 | # This includes both the hardware architecture (clusters, processors, peripherals, |
---|
12 | # physical space segmentation) and the mapping of all kernel objects (global vsegs). |
---|
13 | # This platform includes 6 external peripherals, accessible through two IO_Bridge |
---|
14 | # components located in cluster [0,0] and cluster [x_size-1, y_size-1]. |
---|
15 | # Available peripherals are: TTY, BDV, FBF, ROM, NIC, CMA. |
---|
16 | # |
---|
17 | # The "constructor" parameters are: |
---|
18 | # - x_size : number of clusters in a row |
---|
19 | # - y_size : number of clusters in a column |
---|
20 | # - nb_procs : number of processors per cluster |
---|
21 | # |
---|
22 | # The "hidden" parameters (defined below) are: |
---|
23 | # - nb_ttys : number of TTY channels |
---|
24 | # - nb_nics : number of NIC channels |
---|
25 | # - fbf_width : frame_buffer width = frame_buffer heigth |
---|
26 | # - x_io : cluster_io x coordinate |
---|
27 | # - y_io : cluster_io y coordinate |
---|
28 | # - x_width : number of bits for x coordinate |
---|
29 | # - y_width : number of bits for y coordinate |
---|
30 | # - paddr_width : number of bits for physical address |
---|
31 | # - irq_per_proc : number of input IRQs per processor |
---|
32 | # - use_ramdisk : use a ramdisk when True |
---|
33 | # - peri_increment : address increment for replicated peripherals |
---|
34 | #################################################################################### |
---|
35 | |
---|
36 | ######################## |
---|
37 | def arch( x_size = 2, |
---|
38 | y_size = 2, |
---|
39 | nb_procs = 2 ): |
---|
40 | |
---|
41 | ### define architecture constants |
---|
42 | |
---|
43 | nb_ttys = 1 |
---|
44 | nb_nics = 2 |
---|
45 | fbf_width = 128 |
---|
46 | x_io = 0 |
---|
47 | y_io = 0 |
---|
48 | x_width = 4 |
---|
49 | y_width = 4 |
---|
50 | paddr_width = 40 |
---|
51 | irq_per_proc = 4 |
---|
52 | use_ramdisk = False |
---|
53 | peri_increment = 0x10000 |
---|
54 | distributed_ptabs = True |
---|
55 | |
---|
56 | ### parameters checking |
---|
57 | |
---|
58 | assert( nb_procs <= 4 ) |
---|
59 | |
---|
60 | assert( (x_size == 1) or (x_size == 2) or (x_size == 4) |
---|
61 | or (x_size == 8) or (x_size == 16) ) |
---|
62 | |
---|
63 | assert( (y_size == 1) or (y_size == 2) or (y_size == 4) |
---|
64 | or (y_size == 8) or (y_size == 16) ) |
---|
65 | |
---|
66 | assert( nb_ttys == 1 ) |
---|
67 | |
---|
68 | assert( ((x_io == 0) and (y_io == 0)) or |
---|
69 | ((x_io == x_size-1) and (y_io == y_size-1)) ) |
---|
70 | |
---|
71 | platform_name = 'tsar_iob_%d_%d_%d' % ( x_size, y_size, nb_procs ) |
---|
72 | |
---|
73 | ### define physical segments |
---|
74 | |
---|
75 | ram_base = 0x0000000000 |
---|
76 | ram_size = 0x4000000 # 64 Mbytes |
---|
77 | |
---|
78 | xcu_base = 0x00B0000000 |
---|
79 | xcu_size = 0x1000 # 4 Kbytes |
---|
80 | |
---|
81 | dma_base = 0x00B1000000 |
---|
82 | dma_size = 0x1000 * nb_procs # 4 Kbytes * nb_procs |
---|
83 | |
---|
84 | mmc_base = 0x00B2000000 |
---|
85 | mmc_size = 0x1000 # 4 Kbytes |
---|
86 | |
---|
87 | rom_base = 0x00BFC00000 |
---|
88 | rom_size = 0x8000 # 32 Kbytes |
---|
89 | |
---|
90 | offset_io = ((x_io << y_width) + y_io) << (paddr_width - x_width - y_width) |
---|
91 | |
---|
92 | bdv_base = 0x00B3000000 + offset_io |
---|
93 | bdv_size = 0x1000 # 4kbytes |
---|
94 | |
---|
95 | tty_base = 0x00B4000000 + offset_io |
---|
96 | tty_size = 0x4000 # 16 Kbytes |
---|
97 | |
---|
98 | nic_base = 0x00B5000000 + offset_io |
---|
99 | nic_size = 0x80000 # 512 kbytes |
---|
100 | |
---|
101 | cma_base = 0x00B6000000 + offset_io |
---|
102 | cma_size = 0x1000 * 2 * nb_nics # 4 kbytes * 2 * nb_nics |
---|
103 | |
---|
104 | fbf_base = 0x00B7000000 + offset_io |
---|
105 | fbf_size = fbf_width * fbf_width # fbf_width * fbf_width bytes |
---|
106 | |
---|
107 | pic_base = 0x00B8000000 + offset_io |
---|
108 | pic_size = 0x1000 # 4 Kbytes |
---|
109 | |
---|
110 | iob_base = 0x00BE000000 + offset_io |
---|
111 | iob_size = 0x1000 # 4 kbytes |
---|
112 | |
---|
113 | |
---|
114 | ### GIET_VM specifics virtual segments |
---|
115 | ### define bootloader vsegs base addresses |
---|
116 | |
---|
117 | boot_mapping_vbase = 0x00000000 # ident |
---|
118 | boot_mapping_size = 0x00080000 # 512 Kbytes |
---|
119 | |
---|
120 | boot_code_vbase = 0x00080000 # ident |
---|
121 | boot_code_size = 0x00040000 # 256 Kbytes |
---|
122 | |
---|
123 | boot_data_vbase = 0x000C0000 # ident |
---|
124 | boot_data_size = 0x00080000 # 512 Kbytes |
---|
125 | |
---|
126 | boot_stack_vbase = 0x00140000 # ident |
---|
127 | boot_stack_size = 0x00050000 # 320 Kbytes |
---|
128 | |
---|
129 | ### define kernel vsegs base addresses and sizes |
---|
130 | |
---|
131 | kernel_code_vbase = 0x80000000 |
---|
132 | kernel_code_size = 0x00020000 # 128 Kbytes |
---|
133 | |
---|
134 | kernel_data_vbase = 0x80020000 |
---|
135 | kernel_data_size = 0x00020000 # 128 Kbytes |
---|
136 | |
---|
137 | kernel_uncdata_vbase = 0x80040000 |
---|
138 | kernel_uncdata_size = 0x00010000 # 64 Kbytes |
---|
139 | |
---|
140 | kernel_init_vbase = 0x80050000 |
---|
141 | kernel_init_size = 0x00010000 # 64 Kbytes |
---|
142 | |
---|
143 | kernel_sched_vbase = 0xF0000000 # distributed in all clusters |
---|
144 | kernel_sched_size = 0x2000 * nb_procs # 8 kbytes per processor |
---|
145 | |
---|
146 | ### create mapping |
---|
147 | |
---|
148 | mapping = Mapping( name = platform_name, |
---|
149 | x_size = x_size, |
---|
150 | y_size = y_size, |
---|
151 | procs_max = nb_procs, |
---|
152 | x_width = x_width, |
---|
153 | y_width = y_width, |
---|
154 | paddr_width = paddr_width, |
---|
155 | coherence = True, |
---|
156 | irq_per_proc = irq_per_proc, |
---|
157 | use_ramdisk = use_ramdisk, |
---|
158 | x_io = x_io, |
---|
159 | y_io = y_io, |
---|
160 | peri_increment = peri_increment, |
---|
161 | ram_base = ram_base, |
---|
162 | ram_size = ram_size ) |
---|
163 | |
---|
164 | ### external peripherals (accessible in cluster[0,0] only for this mapping) |
---|
165 | |
---|
166 | iob = mapping.addPeriph( 'IOB', base = iob_base, size = iob_size, ptype = 'IOB' ) |
---|
167 | |
---|
168 | bdv = mapping.addPeriph( 'BDV', base = bdv_base, size = bdv_size, ptype = 'IOC', subtype = 'BDV' ) |
---|
169 | |
---|
170 | tty = mapping.addPeriph( 'TTY', base = tty_base, size = tty_size, ptype = 'TTY', channels = nb_ttys ) |
---|
171 | |
---|
172 | nic = mapping.addPeriph( 'NIC', base = nic_base, size = nic_size, ptype = 'NIC', channels = nb_nics ) |
---|
173 | |
---|
174 | cma = mapping.addPeriph( 'CMA', base = cma_base, size = cma_size, ptype = 'CMA', channels = 2*nb_nics ) |
---|
175 | |
---|
176 | fbf = mapping.addPeriph( 'FBF', base = fbf_base, size = fbf_size, ptype = 'FBF', arg = fbf_width ) |
---|
177 | |
---|
178 | pic = mapping.addPeriph( 'PIC', base = pic_base, size = pic_size, ptype = 'PIC', channels = 32 ) |
---|
179 | |
---|
180 | mapping.addIrq( pic, index = 0, isrtype = 'ISR_NIC_RX', channel = 0 ) |
---|
181 | mapping.addIrq( pic, index = 1, isrtype = 'ISR_NIC_RX', channel = 1 ) |
---|
182 | |
---|
183 | mapping.addIrq( pic, index = 2, isrtype = 'ISR_NIC_TX', channel = 0 ) |
---|
184 | mapping.addIrq( pic, index = 3, isrtype = 'ISR_NIC_TX', channel = 1 ) |
---|
185 | |
---|
186 | mapping.addIrq( pic, index = 4, isrtype = 'ISR_CMA' , channel = 0 ) |
---|
187 | mapping.addIrq( pic, index = 5, isrtype = 'ISR_CMA' , channel = 1 ) |
---|
188 | mapping.addIrq( pic, index = 6, isrtype = 'ISR_CMA' , channel = 2 ) |
---|
189 | mapping.addIrq( pic, index = 7, isrtype = 'ISR_CMA' , channel = 3 ) |
---|
190 | |
---|
191 | mapping.addIrq( pic, index = 8, isrtype = 'ISR_BDV' , channel = 0 ) |
---|
192 | |
---|
193 | mapping.addIrq( pic, index = 9, isrtype = 'ISR_TTY_RX', channel = 0 ) |
---|
194 | |
---|
195 | ### hardware components replicated in all clusters |
---|
196 | |
---|
197 | for x in xrange( x_size ): |
---|
198 | for y in xrange( y_size ): |
---|
199 | cluster_xy = (x << y_width) + y; |
---|
200 | offset = cluster_xy << (paddr_width - x_width - y_width) |
---|
201 | |
---|
202 | ram = mapping.addRam( 'RAM', base = ram_base + offset, size = ram_size ) |
---|
203 | |
---|
204 | mmc = mapping.addPeriph( 'MMC', base = mmc_base + offset, size = mmc_size, |
---|
205 | ptype = 'MMC' ) |
---|
206 | |
---|
207 | dma = mapping.addPeriph( 'DMA', base = dma_base + offset, size = dma_size, |
---|
208 | ptype = 'DMA', channels = nb_procs ) |
---|
209 | |
---|
210 | xcu = mapping.addPeriph( 'XCU', base = xcu_base + offset, size = xcu_size, |
---|
211 | ptype = 'XCU', channels = nb_procs * irq_per_proc, arg = 16 ) |
---|
212 | |
---|
213 | rom = mapping.addPeriph( 'ROM', base = rom_base + offset, size = rom_size, |
---|
214 | ptype = 'ROM' ) |
---|
215 | |
---|
216 | # MMC IRQ replicated in all clusters |
---|
217 | mapping.addIrq( xcu, index = 0, isrtype = 'ISR_MMC' ) |
---|
218 | |
---|
219 | # processors |
---|
220 | for p in xrange ( nb_procs ): |
---|
221 | mapping.addProc( x, y, p ) |
---|
222 | |
---|
223 | ### global vsegs for boot_loader / identity mapping |
---|
224 | |
---|
225 | mapping.addGlobal( 'seg_boot_mapping', boot_mapping_vbase, boot_mapping_size, |
---|
226 | 'C_W_', vtype = 'BLOB' , x = 0, y = 0, pseg = 'RAM', |
---|
227 | identity = True ) |
---|
228 | |
---|
229 | mapping.addGlobal( 'seg_boot_code', boot_code_vbase, boot_code_size, |
---|
230 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
231 | identity = True ) |
---|
232 | |
---|
233 | mapping.addGlobal( 'seg_boot_data', boot_data_vbase, boot_data_size, |
---|
234 | 'C_W_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
235 | identity = True ) |
---|
236 | |
---|
237 | mapping.addGlobal( 'seg_boot_stack', boot_stack_vbase, boot_stack_size, |
---|
238 | 'C_W_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
239 | identity = True ) |
---|
240 | |
---|
241 | ### the code global vsegs for kernel can be replicated in all clusters |
---|
242 | ### if the page tables are distributed in all clusters. |
---|
243 | |
---|
244 | if distributed_ptabs: |
---|
245 | for x in xrange( x_size ): |
---|
246 | for y in xrange( y_size ): |
---|
247 | cluster_xy = (x << y_width) + y; |
---|
248 | |
---|
249 | mapping.addGlobal( 'seg_kernel_code', kernel_code_vbase, kernel_code_size, |
---|
250 | 'CXW_', vtype = 'ELF', x = x , y = y , pseg = 'RAM', |
---|
251 | binpath = 'build/kernel/kernel.elf', local = True ) |
---|
252 | |
---|
253 | mapping.addGlobal( 'seg_kernel_init', kernel_init_vbase, kernel_init_size, |
---|
254 | 'CXW_', vtype = 'ELF', x = x , y = y , pseg = 'RAM', |
---|
255 | binpath = 'build/kernel/kernel.elf', local = True ) |
---|
256 | else: |
---|
257 | mapping.addGlobal( 'seg_kernel_code', kernel_code_vbase, kernel_code_size, |
---|
258 | 'CXW_', vtype = 'ELF', x = 0 , y = 0 , pseg = 'RAM', |
---|
259 | binpath = 'build/kernel/kernel.elf', local = False ) |
---|
260 | |
---|
261 | mapping.addGlobal( 'seg_kernel_init', kernel_init_vbase, kernel_init_size, |
---|
262 | 'CXW_', vtype = 'ELF', x = 0 , y = 0 , pseg = 'RAM', |
---|
263 | binpath = 'build/kernel/kernel.elf', local = False ) |
---|
264 | |
---|
265 | ### shared global vsegs for kernel |
---|
266 | |
---|
267 | mapping.addGlobal( 'seg_kernel_data', kernel_data_vbase, kernel_data_size, |
---|
268 | 'C_W_', vtype = 'ELF', x = 0, y = 0, pseg = 'RAM', |
---|
269 | binpath = 'build/kernel/kernel.elf', local = False ) |
---|
270 | |
---|
271 | mapping.addGlobal( 'seg_kernel_uncdata', kernel_uncdata_vbase, kernel_uncdata_size, |
---|
272 | '__W_', vtype = 'ELF', x = 0, y = 0, pseg = 'RAM', |
---|
273 | binpath = 'build/kernel/kernel.elf', local = False ) |
---|
274 | |
---|
275 | ### global vsegs for external peripherals / identity mapping |
---|
276 | |
---|
277 | mapping.addGlobal( 'seg_iob', iob_base, iob_size, '__W_', |
---|
278 | vtype = 'PERI', x = 0, y = 0, pseg = 'IOB', |
---|
279 | identity = True ) |
---|
280 | |
---|
281 | mapping.addGlobal( 'seg_bdv', bdv_base, bdv_size, '__W_', |
---|
282 | vtype = 'PERI', x = 0, y = 0, pseg = 'BDV', |
---|
283 | identity = True ) |
---|
284 | |
---|
285 | mapping.addGlobal( 'seg_tty', tty_base, tty_size, '__W_', |
---|
286 | vtype = 'PERI', x = 0, y = 0, pseg = 'TTY', |
---|
287 | identity = True ) |
---|
288 | |
---|
289 | mapping.addGlobal( 'seg_nic', nic_base, nic_size, '__W_', |
---|
290 | vtype = 'PERI', x = 0, y = 0, pseg = 'NIC', |
---|
291 | identity = True ) |
---|
292 | |
---|
293 | mapping.addGlobal( 'seg_cma', cma_base, cma_size, '__W_', |
---|
294 | vtype = 'PERI', x = 0, y = 0, pseg = 'CMA', |
---|
295 | identity = True ) |
---|
296 | |
---|
297 | mapping.addGlobal( 'seg_fbf', fbf_base, fbf_size, '__W_', |
---|
298 | vtype = 'PERI', x = 0, y = 0, pseg = 'FBF', |
---|
299 | identity = True ) |
---|
300 | |
---|
301 | mapping.addGlobal( 'seg_pic', pic_base, pic_size, '__W_', |
---|
302 | vtype = 'PERI', x = 0, y = 0, pseg = 'PIC', |
---|
303 | identity = True ) |
---|
304 | |
---|
305 | |
---|
306 | ### global vsegs for internal peripherals, and for schedulers |
---|
307 | ### name is indexed by (x,y) / vbase address is incremented by (cluster_xy * peri_increment) |
---|
308 | |
---|
309 | for x in xrange( x_size ): |
---|
310 | for y in xrange( y_size ): |
---|
311 | cluster_xy = (x << y_width) + y; |
---|
312 | offset = cluster_xy * peri_increment |
---|
313 | |
---|
314 | mapping.addGlobal( 'seg_rom_%d_%d' %(x,y), rom_base + offset, rom_size, |
---|
315 | 'CX__', vtype = 'PERI' , x = x , y = y , pseg = 'ROM' ) |
---|
316 | |
---|
317 | mapping.addGlobal( 'seg_xcu_%d_%d' %(x,y), xcu_base + offset, xcu_size, |
---|
318 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'XCU' ) |
---|
319 | |
---|
320 | mapping.addGlobal( 'seg_dma_%d_%d' %(x,y), dma_base + offset, dma_size, |
---|
321 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'DMA' ) |
---|
322 | |
---|
323 | mapping.addGlobal( 'seg_mmc_%d_%d' %(x,y), mmc_base + offset, mmc_size, |
---|
324 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'MMC' ) |
---|
325 | |
---|
326 | mapping.addGlobal( 'seg_sched_%d_%d' %(x,y), kernel_sched_vbase + offset, kernel_sched_size, |
---|
327 | 'C_W_', vtype = 'SCHED', x = x , y = y , pseg = 'RAM' ) |
---|
328 | |
---|
329 | ### return mapping ### |
---|
330 | |
---|
331 | return mapping |
---|
332 | |
---|
333 | ################################# platform test ####################################################### |
---|
334 | |
---|
335 | if __name__ == '__main__': |
---|
336 | |
---|
337 | mapping = arch( x_size = 2, |
---|
338 | y_size = 2, |
---|
339 | nb_procs = 2 ) |
---|
340 | |
---|
341 | # print mapping.netbsd_dts() |
---|
342 | |
---|
343 | print mapping.xml() |
---|
344 | |
---|
345 | # print mapping.giet_vsegs() |
---|
346 | |
---|
347 | |
---|
348 | # Local Variables: |
---|
349 | # tab-width: 4; |
---|
350 | # c-basic-offset: 4; |
---|
351 | # c-file-offsets:((innamespace . 0)(inline-open . 0)); |
---|
352 | # indent-tabs-mode: nil; |
---|
353 | # End: |
---|
354 | # |
---|
355 | # vim: filetype=python:expandtab:shiftwidth=4:tabstop=4:softtabstop=4 |
---|
356 | |
---|