Last change
on this file since 726 was
140,
checked in by kane, 13 years ago
|
yAjout du multi_cache : plusieurs processeur peuvent ce partager le même cache L1.
2 remarques, (1) deux nouveaux paramètres : nb_cpu, nb_cache. Pour avoir un cache dont le comportement est identique à la version d'avant, mettre ces paramètres à 1.
(2) le port d'interruption est maintenant un tableau dépendant du nombre de processeur.
Voir le fichier "platforms/caba-ring-ccxcachev4_memcachev4-mips32el/top.cpp" pour plus de détails.
--Cette ligne, et les suivantes ci-dessous, seront ignorées--
M platforms/tsarv4_dspin_generic_32/tsarv4_dspin_generic_32_top.cpp
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/segmentation.h
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/top.cpp
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/configuration/default.cfg
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/configuration/gen_config.sh
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/dhrystone/dhry21a.c
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/define.h
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/matrix_multiplication/matrix_multiplication.c
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/common/common.c
A platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/self_code_modifying
A platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/self_code_modifying/self_code_modifying.c
A platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/self_code_modifying/self_code_modifying.h
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/benchmark/benchmark.h
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/benchmark/benchmark_sort.c
A platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/benchmark/benchmark_self_code_modifying.c
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/benchmark/benchmark.c
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/benchmark/benchmark_matrix_multiplication.c
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/soft/Makefile
M platforms/caba-ring-ccxcachev4_memcachev4-mips32el/Makefile
M platforms/tsarv4_vgmn_generic_32/tsarv4_vgmn_generic_32_top.cpp
M modules/vci_cc_xcache_wrapper_v4/caba/source/include/vci_cc_xcache_wrapper_v4.h
M modules/vci_cc_xcache_wrapper_v4/caba/source/src/vci_cc_xcache_wrapper_v4.cpp
M modules/vci_mem_cache_v4/caba/source/include/vci_mem_cache_v4.h
M modules/vci_mem_cache_v4/caba/source/include/mem_cache_directory_v4.h
M modules/vci_mem_cache_v4/caba/source/src/vci_mem_cache_v4.cpp
|
File size:
773 bytes
|
Line | |
---|
1 | #include "common.h" |
---|
2 | #include "stdio.h" |
---|
3 | #include "system.h" |
---|
4 | #include "stdio.h" |
---|
5 | |
---|
6 | #ifdef SIMHELPER_BASE |
---|
7 | #include "soclib/simhelper.h" |
---|
8 | #endif |
---|
9 | |
---|
10 | static uint32_t lock; |
---|
11 | static uint32_t nb_thread; |
---|
12 | |
---|
13 | void system_start (void) |
---|
14 | { |
---|
15 | lock_lock(&lock); |
---|
16 | nb_thread ++; |
---|
17 | lock_unlock(&lock); |
---|
18 | |
---|
19 | printf("CPU %d\n",procnum()); |
---|
20 | } |
---|
21 | |
---|
22 | void system_stop (char* file, int line, int x) |
---|
23 | { |
---|
24 | printf("Exit(%d) in file \"%s\", line %d\n",x,file,line); |
---|
25 | |
---|
26 | lock_lock(&lock); |
---|
27 | uint32_t num_thread = --nb_thread; |
---|
28 | lock_unlock(&lock); |
---|
29 | |
---|
30 | // Last thread ? |
---|
31 | if (num_thread == 0) |
---|
32 | { |
---|
33 | #ifdef SIMHELPER_BASE |
---|
34 | soclib_io_set |
---|
35 | (base(SIMHELPER), |
---|
36 | SIMHELPER_SC_STOP, |
---|
37 | 0); |
---|
38 | #else |
---|
39 | # warning "No simhelper, exit will do a trap and an infinite loop" |
---|
40 | #endif |
---|
41 | } |
---|
42 | |
---|
43 | pause(); |
---|
44 | |
---|
45 | while(1); |
---|
46 | } |
---|
47 | |
---|
Note: See
TracBrowser
for help on using the repository browser.