| 1 | # -*- python -*- |
|---|
| 2 | |
|---|
| 3 | __id__ = "$Id: dspin_local_ring_fast_c.sd 917 2009-03-12 10:10:06Z nipo $" |
|---|
| 4 | __version__ = "$Revision: 917 $" |
|---|
| 5 | |
|---|
| 6 | Module('caba:dspin_local_ring_fast_c', |
|---|
| 7 | classname = 'soclib::caba::DspinLocalRingFastC', |
|---|
| 8 | tmpl_parameters = [ |
|---|
| 9 | parameter.Module('vci_param', default = 'caba:vci_param'), |
|---|
| 10 | parameter.Int('ring_cmd_data_size'), |
|---|
| 11 | parameter.Int('ring_rsp_data_size'), |
|---|
| 12 | ], |
|---|
| 13 | header_files = ['../source/include/dspin_local_ring_fast_c.h', |
|---|
| 14 | '../source/include/dspin_local_ring_initiator_fast_c.h', |
|---|
| 15 | '../source/include/dspin_local_ring_target_fast_c.h', |
|---|
| 16 | '../source/include/dspin_half_gateway_initiator_fast_c.h', |
|---|
| 17 | '../source/include/dspin_half_gateway_target_fast_c.h', |
|---|
| 18 | ], |
|---|
| 19 | implementation_files = ['../source/src/dspin_local_ring_fast_c.cpp',], |
|---|
| 20 | ports = [ |
|---|
| 21 | Port('caba:vci_initiator', 'p_to_target', parameter.Reference('nb_attached_target')), |
|---|
| 22 | Port('caba:vci_target', 'p_to_initiator', parameter.Reference('nb_attached_initiator')), |
|---|
| 23 | # FIXME: Ports vci |
|---|
| 24 | Port('caba:bit_in', 'p_resetn', auto = 'resetn'), |
|---|
| 25 | Port('caba:clock_in', 'p_clk', auto = 'clock'), |
|---|
| 26 | Port('caba:dspin_output', 'p_cmd_out', dspin_data_size = parameter.Reference('ring_cmd_data_size')), |
|---|
| 27 | Port('caba:dspin_input', 'p_rsp_in', dspin_data_size = parameter.Reference('ring_rsp_data_size')), |
|---|
| 28 | Port('caba:dspin_input', 'p_cmd_in', dspin_data_size = parameter.Reference('ring_cmd_data_size')), |
|---|
| 29 | Port('caba:dspin_output', 'p_rsp_out', dspin_data_size = parameter.Reference('ring_rsp_data_size')), |
|---|
| 30 | |
|---|
| 31 | ], |
|---|
| 32 | instance_parameters = [ |
|---|
| 33 | parameter.Module('mt', 'common:mapping_table'), |
|---|
| 34 | parameter.IntTab('ringid'), |
|---|
| 35 | parameter.Int('wrapper_fifo_depth'), |
|---|
| 36 | parameter.Int('half_gateway_fifo_depth'), |
|---|
| 37 | parameter.Int('nb_attached_initiator'), |
|---|
| 38 | parameter.Int('nb_attached_target'), |
|---|
| 39 | parameter.Int('x_width'), |
|---|
| 40 | parameter.Int('y_width'), |
|---|
| 41 | ], |
|---|
| 42 | uses = [ |
|---|
| 43 | Uses('caba:base_module'), |
|---|
| 44 | Uses('common:mapping_table'), |
|---|
| 45 | Uses('caba:ring_signals_fast'), |
|---|
| 46 | Uses('caba:generic_fifo'), |
|---|
| 47 | ], |
|---|
| 48 | extensions = [ |
|---|
| 49 | 'dsx:interconnect=root', |
|---|
| 50 | 'dsx:mapping_type=interconnect', |
|---|
| 51 | 'dsx:obtain_ident_method=port', |
|---|
| 52 | ], |
|---|
| 53 | ) |
|---|
