1 | # -*- python -*- |
---|
2 | |
---|
3 | Module('caba:tsar_cluster_mmu', |
---|
4 | classname = 'soclib::caba::TsarClusterMmu', |
---|
5 | tmpl_parameters = [ |
---|
6 | parameter.Module('vci_param', default = 'caba:vci_param'), |
---|
7 | parameter.Module('iss_t'), |
---|
8 | parameter.Int('cmd_width'), |
---|
9 | parameter.Int('rsp_width'), |
---|
10 | ], |
---|
11 | header_files = [ '../source/include/tsar_cluster_mmu.h', ], |
---|
12 | implementation_files = [ '../source/src/tsar_cluster_mmu.cpp', ], |
---|
13 | uses = [ |
---|
14 | Uses('caba:base_module'), |
---|
15 | Uses('common:mapping_table'), |
---|
16 | Uses('common:iss2'), |
---|
17 | Uses('caba:vci_cc_vcache_wrapper', |
---|
18 | iss_t = 'common:gdb_iss', |
---|
19 | gdb_iss_t = 'common:mips32el'), |
---|
20 | Uses('caba:vci_mem_cache'), |
---|
21 | Uses('caba:vci_simple_ram'), |
---|
22 | Uses('caba:vci_xicu'), |
---|
23 | Uses('caba:vci_local_crossbar'), |
---|
24 | Uses('caba:dspin_local_ring_fast_c', |
---|
25 | ring_cmd_data_size = parameter.Reference('cmd_width'), |
---|
26 | ring_rsp_data_size = parameter.Reference('rsp_width')), |
---|
27 | Uses('caba:virtual_dspin_router', |
---|
28 | flit_width = parameter.Reference('cmd_width')), |
---|
29 | Uses('caba:virtual_dspin_router', |
---|
30 | flit_width = parameter.Reference('rsp_width')), |
---|
31 | Uses('caba:vci_vdspin_target_wrapper', |
---|
32 | dspin_cmd_width = parameter.Reference('cmd_width'), |
---|
33 | dspin_rsp_width = parameter.Reference('rsp_width')), |
---|
34 | Uses('caba:vci_vdspin_initiator_wrapper', |
---|
35 | dspin_cmd_width = parameter.Reference('cmd_width'), |
---|
36 | dspin_rsp_width = parameter.Reference('rsp_width')), |
---|
37 | Uses('caba:vci_multi_tty'), |
---|
38 | Uses('caba:vci_framebuffer'), |
---|
39 | Uses('caba:vci_multi_nic'), |
---|
40 | Uses('caba:vci_block_device_tsar_v4'), |
---|
41 | Uses('caba:vci_multi_dma'), |
---|
42 | Uses('common:elf_file_loader'), |
---|
43 | ], |
---|
44 | ports = [ |
---|
45 | Port('caba:bit_in', 'p_resetn', auto = 'resetn'), |
---|
46 | Port('caba:clock_in', 'p_clk', auto = 'clock'), |
---|
47 | Port('caba:dspin_output', 'p_cmd_out', [2, 4], dspin_data_size = parameter.Reference('cmd_width')), |
---|
48 | Port('caba:dspin_input', 'p_cmd_in', [2, 4], dspin_data_size = parameter.Reference('cmd_width')), |
---|
49 | Port('caba:dspin_output', 'p_rsp_out', [2, 4], dspin_data_size = parameter.Reference('rsp_width')), |
---|
50 | Port('caba:dspin_input', 'p_rsp_in', [2, 4], dspin_data_size = parameter.Reference('rsp_width')), |
---|
51 | ], |
---|
52 | ) |
---|