[450] | 1 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 2 | // File: tsar_iob_cluster.h |
---|
| 3 | // Author: Alain Greiner |
---|
| 4 | // Copyright: UPMC/LIP6 |
---|
| 5 | // Date : april 2013 |
---|
| 6 | // This program is released under the GNU public license |
---|
| 7 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 8 | |
---|
| 9 | #ifndef SOCLIB_CABA_TSAR_IOB_CLUSTER_H |
---|
| 10 | #define SOCLIB_CABA_TSAR_IOB_CLUSTER_H |
---|
| 11 | |
---|
| 12 | #include <systemc> |
---|
| 13 | #include <sys/time.h> |
---|
| 14 | #include <iostream> |
---|
| 15 | #include <sstream> |
---|
| 16 | #include <cstdlib> |
---|
| 17 | #include <cstdarg> |
---|
| 18 | |
---|
| 19 | #include "gdbserver.h" |
---|
| 20 | #include "mapping_table.h" |
---|
| 21 | #include "mips32.h" |
---|
| 22 | #include "vci_simple_ram.h" |
---|
| 23 | #include "vci_xicu.h" |
---|
[693] | 24 | #include "vci_local_crossbar.h" |
---|
[450] | 25 | #include "dspin_local_crossbar.h" |
---|
| 26 | #include "vci_dspin_initiator_wrapper.h" |
---|
| 27 | #include "vci_dspin_target_wrapper.h" |
---|
[718] | 28 | #include "dspin_router.h" |
---|
[972] | 29 | #include "vci_mwmr_dma.h" |
---|
[450] | 30 | #include "vci_mem_cache.h" |
---|
| 31 | #include "vci_cc_vcache_wrapper.h" |
---|
| 32 | #include "vci_io_bridge.h" |
---|
[972] | 33 | #include "coproc_signals.h" |
---|
| 34 | #include "coproc_gcd.h" |
---|
| 35 | #include "coproc_dct.h" |
---|
| 36 | #include "coproc_cpy.h" |
---|
[450] | 37 | |
---|
[693] | 38 | namespace soclib { namespace caba { |
---|
[450] | 39 | |
---|
| 40 | /////////////////////////////////////////////////////////////////////////// |
---|
| 41 | template<typename vci_param_int, |
---|
| 42 | typename vci_param_ext, |
---|
| 43 | size_t dspin_int_cmd_width, |
---|
| 44 | size_t dspin_int_rsp_width, |
---|
| 45 | size_t dspin_ram_cmd_width, |
---|
| 46 | size_t dspin_ram_rsp_width> |
---|
| 47 | class TsarIobCluster |
---|
| 48 | /////////////////////////////////////////////////////////////////////////// |
---|
| 49 | : public soclib::caba::BaseModule |
---|
| 50 | { |
---|
| 51 | |
---|
| 52 | public: |
---|
| 53 | |
---|
[693] | 54 | // Ports |
---|
| 55 | sc_in<bool> p_clk; |
---|
| 56 | sc_in<bool> p_resetn; |
---|
[450] | 57 | |
---|
[550] | 58 | // Thes two ports are used to connect IOB to IOX nework in top cell |
---|
| 59 | soclib::caba::VciInitiator<vci_param_ext>* p_vci_iob_iox_ini; |
---|
| 60 | soclib::caba::VciTarget<vci_param_ext>* p_vci_iob_iox_tgt; |
---|
[450] | 61 | |
---|
[550] | 62 | // These arrays of ports are used to connect the INT & RAM networks in top cell |
---|
[1002] | 63 | soclib::caba::DspinOutput<dspin_int_cmd_width>* p_dspin_int_cmd_out; |
---|
| 64 | soclib::caba::DspinInput<dspin_int_cmd_width>* p_dspin_int_cmd_in; |
---|
| 65 | soclib::caba::DspinOutput<dspin_int_rsp_width>* p_dspin_int_rsp_out; |
---|
| 66 | soclib::caba::DspinInput<dspin_int_rsp_width>* p_dspin_int_rsp_in; |
---|
| 67 | soclib::caba::DspinOutput<dspin_int_cmd_width>* p_dspin_int_m2p_out; |
---|
| 68 | soclib::caba::DspinInput<dspin_int_cmd_width>* p_dspin_int_m2p_in; |
---|
| 69 | soclib::caba::DspinOutput<dspin_int_rsp_width>* p_dspin_int_p2m_out; |
---|
| 70 | soclib::caba::DspinInput<dspin_int_rsp_width>* p_dspin_int_p2m_in; |
---|
| 71 | soclib::caba::DspinOutput<dspin_int_cmd_width>* p_dspin_int_cla_out; |
---|
| 72 | soclib::caba::DspinInput<dspin_int_cmd_width>* p_dspin_int_cla_in; |
---|
[450] | 73 | |
---|
[693] | 74 | soclib::caba::DspinOutput<dspin_ram_cmd_width>* p_dspin_ram_cmd_out; |
---|
| 75 | soclib::caba::DspinInput<dspin_ram_cmd_width>* p_dspin_ram_cmd_in; |
---|
[450] | 76 | soclib::caba::DspinOutput<dspin_ram_rsp_width>* p_dspin_ram_rsp_out; |
---|
| 77 | soclib::caba::DspinInput<dspin_ram_rsp_width>* p_dspin_ram_rsp_in; |
---|
| 78 | |
---|
| 79 | // interrupt signals |
---|
[693] | 80 | sc_signal<bool> signal_false; |
---|
[959] | 81 | sc_signal<bool> signal_proc_it[32]; |
---|
[972] | 82 | sc_signal<bool> signal_irq_mwmr; |
---|
[693] | 83 | sc_signal<bool> signal_irq_memc; |
---|
| 84 | |
---|
[972] | 85 | // Coprocessor signals |
---|
| 86 | CoprocSignals<uint32_t,uint8_t> signal_to_coproc[8]; |
---|
| 87 | CoprocSignals<uint32_t,uint8_t> signal_from_coproc[8]; |
---|
| 88 | sc_signal<uint32_t> signal_config_coproc[8]; |
---|
| 89 | sc_signal<uint32_t> signal_status_coproc[8]; |
---|
| 90 | |
---|
[693] | 91 | // INT network DSPIN signals between DSPIN routers and DSPIN local_crossbars |
---|
| 92 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cmd_l2g_d; |
---|
| 93 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cmd_g2l_d; |
---|
[1002] | 94 | |
---|
| 95 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_rsp_l2g_d; |
---|
| 96 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_rsp_g2l_d; |
---|
| 97 | |
---|
[693] | 98 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_l2g_c; |
---|
| 99 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_g2l_c; |
---|
[1002] | 100 | |
---|
[693] | 101 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_l2g_c; |
---|
| 102 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_g2l_c; |
---|
[450] | 103 | |
---|
[1002] | 104 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cla_l2g_c; |
---|
| 105 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cla_g2l_c; |
---|
| 106 | |
---|
[693] | 107 | // INT network VCI signals between VCI components and VCI local crossbar |
---|
| 108 | VciSignals<vci_param_int> signal_int_vci_ini_proc[8]; |
---|
[972] | 109 | VciSignals<vci_param_int> signal_int_vci_ini_mwmr; |
---|
[693] | 110 | VciSignals<vci_param_int> signal_int_vci_ini_iobx; |
---|
[450] | 111 | |
---|
[693] | 112 | VciSignals<vci_param_int> signal_int_vci_tgt_memc; |
---|
| 113 | VciSignals<vci_param_int> signal_int_vci_tgt_xicu; |
---|
[972] | 114 | VciSignals<vci_param_int> signal_int_vci_tgt_mwmr; |
---|
[693] | 115 | VciSignals<vci_param_int> signal_int_vci_tgt_iobx; |
---|
[450] | 116 | |
---|
[693] | 117 | VciSignals<vci_param_int> signal_int_vci_l2g; |
---|
| 118 | VciSignals<vci_param_int> signal_int_vci_g2l; |
---|
[450] | 119 | |
---|
[693] | 120 | // Coherence DSPIN signals between DSPIN local crossbars and CC components |
---|
| 121 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_memc; |
---|
[1002] | 122 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cla_memc; |
---|
[693] | 123 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_memc; |
---|
| 124 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_proc[8]; |
---|
[1002] | 125 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cla_proc[8]; |
---|
[693] | 126 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_proc[8]; |
---|
[450] | 127 | |
---|
[693] | 128 | // RAM network VCI signals between VCI components and VCI/DSPIN wrappers |
---|
| 129 | VciSignals<vci_param_ext> signal_ram_vci_ini_memc; |
---|
| 130 | VciSignals<vci_param_ext> signal_ram_vci_ini_iobx; |
---|
| 131 | VciSignals<vci_param_ext> signal_ram_vci_tgt_xram; |
---|
[450] | 132 | |
---|
[718] | 133 | // RAM network DSPIN signals between VCI/DSPIN wrappers, RAM dspin crossbar |
---|
| 134 | // and routers |
---|
[693] | 135 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_xram_t; |
---|
| 136 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_xram_t; |
---|
| 137 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_memc_i; |
---|
| 138 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_memc_i; |
---|
[718] | 139 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_iob_i; |
---|
| 140 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_iob_i; |
---|
| 141 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_xbar; |
---|
| 142 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_xbar; |
---|
| 143 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_false; |
---|
| 144 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_false; |
---|
[450] | 145 | |
---|
| 146 | ////////////////////////////////////// |
---|
| 147 | // Hardwate Components (pointers) |
---|
| 148 | ////////////////////////////////////// |
---|
| 149 | VciCcVCacheWrapper<vci_param_int, |
---|
| 150 | dspin_int_cmd_width, |
---|
| 151 | dspin_int_rsp_width, |
---|
| 152 | GdbServer<Mips32ElIss> >* proc[8]; |
---|
| 153 | |
---|
| 154 | VciMemCache<vci_param_int, |
---|
| 155 | vci_param_ext, |
---|
| 156 | dspin_int_rsp_width, |
---|
| 157 | dspin_int_cmd_width>* memc; |
---|
| 158 | |
---|
| 159 | VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 160 | dspin_ram_cmd_width, |
---|
| 161 | dspin_ram_rsp_width>* memc_ram_wi; |
---|
| 162 | |
---|
[693] | 163 | VciXicu<vci_param_int>* xicu; |
---|
[450] | 164 | |
---|
[972] | 165 | VciMwmrDma<vci_param_int>* mwmr; |
---|
[450] | 166 | |
---|
[972] | 167 | CoprocGcd* gcd; |
---|
| 168 | CoprocDct* dct; |
---|
| 169 | CoprocCpy* cpy; |
---|
| 170 | |
---|
[693] | 171 | VciLocalCrossbar<vci_param_int>* int_xbar_d; |
---|
| 172 | |
---|
[450] | 173 | VciDspinInitiatorWrapper<vci_param_int, |
---|
| 174 | dspin_int_cmd_width, |
---|
[693] | 175 | dspin_int_rsp_width>* int_wi_gate_d; |
---|
[450] | 176 | |
---|
| 177 | VciDspinTargetWrapper<vci_param_int, |
---|
| 178 | dspin_int_cmd_width, |
---|
[693] | 179 | dspin_int_rsp_width>* int_wt_gate_d; |
---|
[450] | 180 | |
---|
| 181 | DspinLocalCrossbar<dspin_int_cmd_width>* int_xbar_m2p_c; |
---|
| 182 | DspinLocalCrossbar<dspin_int_rsp_width>* int_xbar_p2m_c; |
---|
[468] | 183 | DspinLocalCrossbar<dspin_int_cmd_width>* int_xbar_clack_c; |
---|
[450] | 184 | |
---|
[1002] | 185 | DspinRouter<dspin_int_cmd_width>* int_router_cmd; |
---|
| 186 | DspinRouter<dspin_int_rsp_width>* int_router_rsp; |
---|
| 187 | DspinRouter<dspin_int_cmd_width>* int_router_m2p; |
---|
| 188 | DspinRouter<dspin_int_rsp_width>* int_router_p2m; |
---|
| 189 | DspinRouter<dspin_int_cmd_width>* int_router_cla; |
---|
[450] | 190 | |
---|
| 191 | VciSimpleRam<vci_param_ext>* xram; |
---|
| 192 | |
---|
| 193 | VciDspinTargetWrapper<vci_param_ext, |
---|
| 194 | dspin_ram_cmd_width, |
---|
| 195 | dspin_ram_rsp_width>* xram_ram_wt; |
---|
[693] | 196 | |
---|
[718] | 197 | DspinRouter<dspin_ram_cmd_width>* ram_router_cmd; |
---|
| 198 | DspinRouter<dspin_ram_rsp_width>* ram_router_rsp; |
---|
[450] | 199 | |
---|
[718] | 200 | DspinLocalCrossbar<dspin_ram_cmd_width>* ram_xbar_cmd; |
---|
| 201 | DspinLocalCrossbar<dspin_ram_rsp_width>* ram_xbar_rsp; |
---|
| 202 | |
---|
| 203 | |
---|
[693] | 204 | // IO Network Components (not instanciated in all clusters) |
---|
[450] | 205 | |
---|
| 206 | VciIoBridge<vci_param_int, |
---|
| 207 | vci_param_ext>* iob; |
---|
| 208 | |
---|
| 209 | VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 210 | dspin_ram_cmd_width, |
---|
| 211 | dspin_ram_rsp_width>* iob_ram_wi; |
---|
[718] | 212 | |
---|
[450] | 213 | // cluster constructor |
---|
[693] | 214 | TsarIobCluster( sc_module_name insname, |
---|
[450] | 215 | size_t nb_procs, |
---|
| 216 | size_t x, // x coordinate |
---|
| 217 | size_t y, // y coordinate |
---|
| 218 | size_t xmax, |
---|
| 219 | size_t ymax, |
---|
| 220 | |
---|
| 221 | const soclib::common::MappingTable &mt_int, |
---|
| 222 | const soclib::common::MappingTable &mt_ext, |
---|
| 223 | const soclib::common::MappingTable &mt_iox, |
---|
| 224 | |
---|
[959] | 225 | size_t x_width, // x field bits |
---|
| 226 | size_t y_width, // y field bits |
---|
| 227 | size_t l_width, // l field bits |
---|
| 228 | size_t p_width, // p field bits |
---|
[450] | 229 | |
---|
[718] | 230 | size_t int_memc_tgt_id, |
---|
| 231 | size_t int_xicu_tgt_id, |
---|
[972] | 232 | size_t int_mwmr_tgt_id, |
---|
[718] | 233 | size_t int_iobx_tgt_id, |
---|
| 234 | size_t int_proc_ini_id, |
---|
[972] | 235 | size_t int_mwmr_ini_id, |
---|
[718] | 236 | size_t int_iobx_ini_id, |
---|
[450] | 237 | |
---|
[718] | 238 | size_t ram_xram_tgt_id, |
---|
| 239 | size_t ram_memc_ini_id, |
---|
| 240 | size_t ram_iobx_ini_id, |
---|
[450] | 241 | |
---|
[718] | 242 | bool is_io, |
---|
| 243 | size_t iox_iobx_tgt_id, |
---|
| 244 | size_t iox_iobx_ini_id, |
---|
[450] | 245 | |
---|
| 246 | size_t memc_ways, |
---|
| 247 | size_t memc_sets, |
---|
| 248 | size_t l1_i_ways, |
---|
| 249 | size_t l1_i_sets, |
---|
| 250 | size_t l1_d_ways, |
---|
[693] | 251 | size_t l1_d_sets, |
---|
[450] | 252 | size_t xram_latency, |
---|
[959] | 253 | size_t xcu_nb_hwi, |
---|
| 254 | size_t xcu_nb_pti, |
---|
| 255 | size_t xcu_nb_wti, |
---|
| 256 | size_t xcu_nb_irq, |
---|
[450] | 257 | |
---|
[972] | 258 | size_t coproc_type, |
---|
| 259 | |
---|
[959] | 260 | const Loader &loader, // loader for XRAM |
---|
[450] | 261 | |
---|
| 262 | uint32_t frozen_cycles, |
---|
| 263 | uint32_t start_debug_cycle, |
---|
| 264 | bool memc_debug_ok, |
---|
| 265 | bool proc_debug_ok, |
---|
| 266 | bool iob0_debug_ok ); |
---|
| 267 | |
---|
[718] | 268 | protected: |
---|
| 269 | |
---|
| 270 | SC_HAS_PROCESS(TsarIobCluster); |
---|
| 271 | |
---|
| 272 | void init(); |
---|
| 273 | |
---|
[450] | 274 | }; |
---|
| 275 | |
---|
| 276 | }} |
---|
| 277 | |
---|
| 278 | #endif |
---|
[718] | 279 | |
---|
| 280 | // Local Variables: |
---|
| 281 | // tab-width: 3 |
---|
| 282 | // c-basic-offset: 3 |
---|
| 283 | // c-file-offsets:((innamespace . 0)(inline-open . 0)) |
---|
| 284 | // indent-tabs-mode: nil |
---|
| 285 | // End: |
---|
| 286 | |
---|
| 287 | // vim: filetype=cpp:expandtab:shiftwidth=3:tabstop=3:softtabstop=3 |
---|
| 288 | // |
---|