[450] | 1 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 2 | // File: tsar_iob_cluster.h |
---|
| 3 | // Author: Alain Greiner |
---|
| 4 | // Copyright: UPMC/LIP6 |
---|
| 5 | // Date : april 2013 |
---|
| 6 | // This program is released under the GNU public license |
---|
| 7 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 8 | |
---|
| 9 | #ifndef SOCLIB_CABA_TSAR_IOB_CLUSTER_H |
---|
| 10 | #define SOCLIB_CABA_TSAR_IOB_CLUSTER_H |
---|
| 11 | |
---|
| 12 | #include <systemc> |
---|
| 13 | #include <sys/time.h> |
---|
| 14 | #include <iostream> |
---|
| 15 | #include <sstream> |
---|
| 16 | #include <cstdlib> |
---|
| 17 | #include <cstdarg> |
---|
| 18 | |
---|
| 19 | #include "gdbserver.h" |
---|
| 20 | #include "mapping_table.h" |
---|
| 21 | #include "mips32.h" |
---|
| 22 | #include "vci_simple_ram.h" |
---|
| 23 | #include "vci_xicu.h" |
---|
[693] | 24 | #include "vci_local_crossbar.h" |
---|
[450] | 25 | #include "dspin_local_crossbar.h" |
---|
| 26 | #include "vci_dspin_initiator_wrapper.h" |
---|
| 27 | #include "vci_dspin_target_wrapper.h" |
---|
[718] | 28 | #include "dspin_router.h" |
---|
[450] | 29 | #include "virtual_dspin_router.h" |
---|
| 30 | #include "vci_multi_dma.h" |
---|
| 31 | #include "vci_mem_cache.h" |
---|
| 32 | #include "vci_cc_vcache_wrapper.h" |
---|
| 33 | #include "vci_io_bridge.h" |
---|
| 34 | |
---|
[693] | 35 | namespace soclib { namespace caba { |
---|
[450] | 36 | |
---|
| 37 | /////////////////////////////////////////////////////////////////////////// |
---|
| 38 | template<typename vci_param_int, |
---|
| 39 | typename vci_param_ext, |
---|
| 40 | size_t dspin_int_cmd_width, |
---|
| 41 | size_t dspin_int_rsp_width, |
---|
| 42 | size_t dspin_ram_cmd_width, |
---|
| 43 | size_t dspin_ram_rsp_width> |
---|
| 44 | class TsarIobCluster |
---|
| 45 | /////////////////////////////////////////////////////////////////////////// |
---|
| 46 | : public soclib::caba::BaseModule |
---|
| 47 | { |
---|
| 48 | |
---|
| 49 | public: |
---|
| 50 | |
---|
[693] | 51 | // Ports |
---|
| 52 | sc_in<bool> p_clk; |
---|
| 53 | sc_in<bool> p_resetn; |
---|
[450] | 54 | |
---|
[550] | 55 | // Thes two ports are used to connect IOB to IOX nework in top cell |
---|
| 56 | soclib::caba::VciInitiator<vci_param_ext>* p_vci_iob_iox_ini; |
---|
| 57 | soclib::caba::VciTarget<vci_param_ext>* p_vci_iob_iox_tgt; |
---|
[450] | 58 | |
---|
[550] | 59 | // These arrays of ports are used to connect the INT & RAM networks in top cell |
---|
[693] | 60 | soclib::caba::DspinOutput<dspin_int_cmd_width>** p_dspin_int_cmd_out; |
---|
| 61 | soclib::caba::DspinInput<dspin_int_cmd_width>** p_dspin_int_cmd_in; |
---|
[450] | 62 | soclib::caba::DspinOutput<dspin_int_rsp_width>** p_dspin_int_rsp_out; |
---|
| 63 | soclib::caba::DspinInput<dspin_int_rsp_width>** p_dspin_int_rsp_in; |
---|
| 64 | |
---|
[693] | 65 | soclib::caba::DspinOutput<dspin_ram_cmd_width>* p_dspin_ram_cmd_out; |
---|
| 66 | soclib::caba::DspinInput<dspin_ram_cmd_width>* p_dspin_ram_cmd_in; |
---|
[450] | 67 | soclib::caba::DspinOutput<dspin_ram_rsp_width>* p_dspin_ram_rsp_out; |
---|
| 68 | soclib::caba::DspinInput<dspin_ram_rsp_width>* p_dspin_ram_rsp_in; |
---|
| 69 | |
---|
| 70 | // interrupt signals |
---|
[693] | 71 | sc_signal<bool> signal_false; |
---|
[739] | 72 | sc_signal<bool> signal_proc_it[16]; |
---|
[693] | 73 | sc_signal<bool> signal_irq_mdma[8]; |
---|
| 74 | sc_signal<bool> signal_irq_memc; |
---|
| 75 | |
---|
| 76 | // INT network DSPIN signals between DSPIN routers and DSPIN local_crossbars |
---|
| 77 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cmd_l2g_d; |
---|
| 78 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_cmd_g2l_d; |
---|
| 79 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_l2g_c; |
---|
| 80 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_g2l_c; |
---|
| 81 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_clack_l2g_c; |
---|
| 82 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_clack_g2l_c; |
---|
| 83 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_rsp_l2g_d; |
---|
| 84 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_rsp_g2l_d; |
---|
| 85 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_l2g_c; |
---|
| 86 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_g2l_c; |
---|
[450] | 87 | |
---|
[693] | 88 | // INT network VCI signals between VCI components and VCI local crossbar |
---|
| 89 | VciSignals<vci_param_int> signal_int_vci_ini_proc[8]; |
---|
| 90 | VciSignals<vci_param_int> signal_int_vci_ini_mdma; |
---|
| 91 | VciSignals<vci_param_int> signal_int_vci_ini_iobx; |
---|
[450] | 92 | |
---|
[693] | 93 | VciSignals<vci_param_int> signal_int_vci_tgt_memc; |
---|
| 94 | VciSignals<vci_param_int> signal_int_vci_tgt_xicu; |
---|
| 95 | VciSignals<vci_param_int> signal_int_vci_tgt_mdma; |
---|
| 96 | VciSignals<vci_param_int> signal_int_vci_tgt_iobx; |
---|
[450] | 97 | |
---|
[693] | 98 | VciSignals<vci_param_int> signal_int_vci_l2g; |
---|
| 99 | VciSignals<vci_param_int> signal_int_vci_g2l; |
---|
[450] | 100 | |
---|
[693] | 101 | // Coherence DSPIN signals between DSPIN local crossbars and CC components |
---|
| 102 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_memc; |
---|
| 103 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_clack_memc; |
---|
| 104 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_memc; |
---|
| 105 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_m2p_proc[8]; |
---|
| 106 | DspinSignals<dspin_int_cmd_width> signal_int_dspin_clack_proc[8]; |
---|
| 107 | DspinSignals<dspin_int_rsp_width> signal_int_dspin_p2m_proc[8]; |
---|
[450] | 108 | |
---|
[693] | 109 | // RAM network VCI signals between VCI components and VCI/DSPIN wrappers |
---|
| 110 | VciSignals<vci_param_ext> signal_ram_vci_ini_memc; |
---|
| 111 | VciSignals<vci_param_ext> signal_ram_vci_ini_iobx; |
---|
| 112 | VciSignals<vci_param_ext> signal_ram_vci_tgt_xram; |
---|
[450] | 113 | |
---|
[718] | 114 | // RAM network DSPIN signals between VCI/DSPIN wrappers, RAM dspin crossbar |
---|
| 115 | // and routers |
---|
[693] | 116 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_xram_t; |
---|
| 117 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_xram_t; |
---|
| 118 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_memc_i; |
---|
| 119 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_memc_i; |
---|
[718] | 120 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_iob_i; |
---|
| 121 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_iob_i; |
---|
| 122 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_xbar; |
---|
| 123 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_xbar; |
---|
| 124 | DspinSignals<dspin_ram_cmd_width> signal_ram_dspin_cmd_false; |
---|
| 125 | DspinSignals<dspin_ram_rsp_width> signal_ram_dspin_rsp_false; |
---|
[450] | 126 | |
---|
| 127 | ////////////////////////////////////// |
---|
| 128 | // Hardwate Components (pointers) |
---|
| 129 | ////////////////////////////////////// |
---|
| 130 | VciCcVCacheWrapper<vci_param_int, |
---|
| 131 | dspin_int_cmd_width, |
---|
| 132 | dspin_int_rsp_width, |
---|
| 133 | GdbServer<Mips32ElIss> >* proc[8]; |
---|
| 134 | |
---|
| 135 | VciMemCache<vci_param_int, |
---|
| 136 | vci_param_ext, |
---|
| 137 | dspin_int_rsp_width, |
---|
| 138 | dspin_int_cmd_width>* memc; |
---|
| 139 | |
---|
| 140 | VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 141 | dspin_ram_cmd_width, |
---|
| 142 | dspin_ram_rsp_width>* memc_ram_wi; |
---|
| 143 | |
---|
[693] | 144 | VciXicu<vci_param_int>* xicu; |
---|
[450] | 145 | |
---|
| 146 | VciMultiDma<vci_param_int>* mdma; |
---|
| 147 | |
---|
[693] | 148 | VciLocalCrossbar<vci_param_int>* int_xbar_d; |
---|
| 149 | |
---|
[450] | 150 | VciDspinInitiatorWrapper<vci_param_int, |
---|
| 151 | dspin_int_cmd_width, |
---|
[693] | 152 | dspin_int_rsp_width>* int_wi_gate_d; |
---|
[450] | 153 | |
---|
| 154 | VciDspinTargetWrapper<vci_param_int, |
---|
| 155 | dspin_int_cmd_width, |
---|
[693] | 156 | dspin_int_rsp_width>* int_wt_gate_d; |
---|
[450] | 157 | |
---|
| 158 | DspinLocalCrossbar<dspin_int_cmd_width>* int_xbar_m2p_c; |
---|
| 159 | DspinLocalCrossbar<dspin_int_rsp_width>* int_xbar_p2m_c; |
---|
[468] | 160 | DspinLocalCrossbar<dspin_int_cmd_width>* int_xbar_clack_c; |
---|
[450] | 161 | |
---|
[693] | 162 | VirtualDspinRouter<dspin_int_cmd_width>* int_router_cmd; |
---|
[450] | 163 | VirtualDspinRouter<dspin_int_rsp_width>* int_router_rsp; |
---|
| 164 | |
---|
| 165 | VciSimpleRam<vci_param_ext>* xram; |
---|
| 166 | |
---|
| 167 | VciDspinTargetWrapper<vci_param_ext, |
---|
| 168 | dspin_ram_cmd_width, |
---|
| 169 | dspin_ram_rsp_width>* xram_ram_wt; |
---|
[693] | 170 | |
---|
[718] | 171 | DspinRouter<dspin_ram_cmd_width>* ram_router_cmd; |
---|
| 172 | DspinRouter<dspin_ram_rsp_width>* ram_router_rsp; |
---|
[450] | 173 | |
---|
[718] | 174 | DspinLocalCrossbar<dspin_ram_cmd_width>* ram_xbar_cmd; |
---|
| 175 | DspinLocalCrossbar<dspin_ram_rsp_width>* ram_xbar_rsp; |
---|
| 176 | |
---|
| 177 | |
---|
[693] | 178 | // IO Network Components (not instanciated in all clusters) |
---|
[450] | 179 | |
---|
| 180 | VciIoBridge<vci_param_int, |
---|
| 181 | vci_param_ext>* iob; |
---|
| 182 | |
---|
| 183 | VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 184 | dspin_ram_cmd_width, |
---|
| 185 | dspin_ram_rsp_width>* iob_ram_wi; |
---|
[718] | 186 | |
---|
[450] | 187 | // cluster constructor |
---|
[693] | 188 | TsarIobCluster( sc_module_name insname, |
---|
[450] | 189 | size_t nb_procs, |
---|
| 190 | size_t nb_dmas, |
---|
| 191 | size_t x, // x coordinate |
---|
| 192 | size_t y, // y coordinate |
---|
| 193 | size_t xmax, |
---|
| 194 | size_t ymax, |
---|
| 195 | |
---|
| 196 | const soclib::common::MappingTable &mt_int, |
---|
| 197 | const soclib::common::MappingTable &mt_ext, |
---|
| 198 | const soclib::common::MappingTable &mt_iox, |
---|
| 199 | |
---|
[693] | 200 | size_t x_width, // x field bits |
---|
| 201 | size_t y_width, // y field bits |
---|
| 202 | size_t l_width, // l field bits |
---|
[802] | 203 | size_t p_width, // p field bits |
---|
[450] | 204 | |
---|
[718] | 205 | size_t int_memc_tgt_id, |
---|
| 206 | size_t int_xicu_tgt_id, |
---|
| 207 | size_t int_mdma_tgt_id, |
---|
| 208 | size_t int_iobx_tgt_id, |
---|
| 209 | size_t int_proc_ini_id, |
---|
| 210 | size_t int_mdma_ini_id, |
---|
| 211 | size_t int_iobx_ini_id, |
---|
[450] | 212 | |
---|
[718] | 213 | size_t ram_xram_tgt_id, |
---|
| 214 | size_t ram_memc_ini_id, |
---|
| 215 | size_t ram_iobx_ini_id, |
---|
[450] | 216 | |
---|
[718] | 217 | bool is_io, |
---|
| 218 | size_t iox_iobx_tgt_id, |
---|
| 219 | size_t iox_iobx_ini_id, |
---|
[450] | 220 | |
---|
| 221 | size_t memc_ways, |
---|
| 222 | size_t memc_sets, |
---|
| 223 | size_t l1_i_ways, |
---|
| 224 | size_t l1_i_sets, |
---|
| 225 | size_t l1_d_ways, |
---|
[693] | 226 | size_t l1_d_sets, |
---|
[450] | 227 | size_t xram_latency, |
---|
[714] | 228 | size_t xcu_nb_inputs, |
---|
[450] | 229 | |
---|
| 230 | const Loader &loader, // loader for XRAM |
---|
| 231 | |
---|
| 232 | uint32_t frozen_cycles, |
---|
| 233 | uint32_t start_debug_cycle, |
---|
| 234 | bool memc_debug_ok, |
---|
| 235 | bool proc_debug_ok, |
---|
| 236 | bool iob0_debug_ok ); |
---|
| 237 | |
---|
[718] | 238 | protected: |
---|
| 239 | |
---|
| 240 | SC_HAS_PROCESS(TsarIobCluster); |
---|
| 241 | |
---|
| 242 | void init(); |
---|
| 243 | |
---|
| 244 | |
---|
[450] | 245 | }; |
---|
| 246 | |
---|
| 247 | }} |
---|
| 248 | |
---|
| 249 | #endif |
---|
[718] | 250 | |
---|
| 251 | // Local Variables: |
---|
| 252 | // tab-width: 3 |
---|
| 253 | // c-basic-offset: 3 |
---|
| 254 | // c-file-offsets:((innamespace . 0)(inline-open . 0)) |
---|
| 255 | // indent-tabs-mode: nil |
---|
| 256 | // End: |
---|
| 257 | |
---|
| 258 | // vim: filetype=cpp:expandtab:shiftwidth=3:tabstop=3:softtabstop=3 |
---|
| 259 | // |
---|