[450] | 1 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 2 | // File: tsar_iob_cluster.cpp |
---|
| 3 | // Author: Alain Greiner |
---|
| 4 | // Copyright: UPMC/LIP6 |
---|
| 5 | // Date : april 2013 |
---|
| 6 | // This program is released under the GNU public license |
---|
| 7 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 8 | // Cluster(0,0) & Cluster(xmax-1,ymax-1) contains the IOB0 & IOB1 components. |
---|
| 9 | // These two clusters contain 6 extra components: |
---|
| 10 | // - 1 vci_io_bridge (connected to the 3 networks. |
---|
| 11 | // - 3 vci_dspin_wrapper for the IOB. |
---|
| 12 | // - 2 dspin_local_crossbar for commands and responses. |
---|
| 13 | ////////////////////////////////////////////////////////////////////////////// |
---|
| 14 | |
---|
| 15 | #include "../include/tsar_iob_cluster.h" |
---|
| 16 | |
---|
[718] | 17 | #define tmpl(x) \ |
---|
| 18 | template<typename vci_param_int , typename vci_param_ext,\ |
---|
| 19 | size_t dspin_int_cmd_width, size_t dspin_int_rsp_width,\ |
---|
| 20 | size_t dspin_ram_cmd_width, size_t dspin_ram_rsp_width>\ |
---|
| 21 | x TsarIobCluster<\ |
---|
| 22 | vci_param_int , vci_param_ext,\ |
---|
| 23 | dspin_int_cmd_width, dspin_int_rsp_width,\ |
---|
| 24 | dspin_ram_cmd_width, dspin_ram_rsp_width> |
---|
| 25 | |
---|
[450] | 26 | namespace soclib { namespace caba { |
---|
| 27 | |
---|
| 28 | ////////////////////////////////////////////////////////////////////////// |
---|
| 29 | // Constructor |
---|
| 30 | ////////////////////////////////////////////////////////////////////////// |
---|
[718] | 31 | tmpl(/**/)::TsarIobCluster( |
---|
[450] | 32 | ////////////////////////////////////////////////////////////////////////// |
---|
| 33 | sc_module_name insname, |
---|
| 34 | size_t nb_procs, |
---|
| 35 | size_t nb_dmas, |
---|
| 36 | size_t x_id, |
---|
| 37 | size_t y_id, |
---|
| 38 | size_t xmax, |
---|
| 39 | size_t ymax, |
---|
| 40 | |
---|
| 41 | const soclib::common::MappingTable &mt_int, |
---|
| 42 | const soclib::common::MappingTable &mt_ram, |
---|
| 43 | const soclib::common::MappingTable &mt_iox, |
---|
| 44 | |
---|
| 45 | size_t x_width, |
---|
| 46 | size_t y_width, |
---|
| 47 | size_t l_width, |
---|
| 48 | |
---|
[718] | 49 | size_t int_memc_tgt_id, // local index |
---|
| 50 | size_t int_xicu_tgt_id, // local index |
---|
| 51 | size_t int_mdma_tgt_id, // local index |
---|
| 52 | size_t int_iobx_tgt_id, // local index |
---|
[450] | 53 | |
---|
[718] | 54 | size_t int_proc_ini_id, // local index |
---|
| 55 | size_t int_mdma_ini_id, // local index |
---|
| 56 | size_t int_iobx_ini_id, // local index |
---|
[450] | 57 | |
---|
[718] | 58 | size_t ram_xram_tgt_id, // local index |
---|
| 59 | size_t ram_memc_ini_id, // local index |
---|
| 60 | size_t ram_iobx_ini_id, // local index |
---|
[450] | 61 | |
---|
[718] | 62 | bool is_io, // is IO cluster (IOB)? |
---|
| 63 | size_t iox_iobx_tgt_id, // local_index |
---|
| 64 | size_t iox_iobx_ini_id, // local index |
---|
[450] | 65 | |
---|
| 66 | size_t memc_ways, |
---|
| 67 | size_t memc_sets, |
---|
| 68 | size_t l1_i_ways, |
---|
| 69 | size_t l1_i_sets, |
---|
| 70 | size_t l1_d_ways, |
---|
| 71 | size_t l1_d_sets, |
---|
| 72 | size_t xram_latency, |
---|
[714] | 73 | size_t xcu_nb_inputs, |
---|
[450] | 74 | |
---|
| 75 | const Loader &loader, |
---|
| 76 | |
---|
| 77 | uint32_t frozen_cycles, |
---|
| 78 | uint32_t debug_start_cycle, |
---|
| 79 | bool memc_debug_ok, |
---|
| 80 | bool proc_debug_ok, |
---|
| 81 | bool iob_debug_ok ) |
---|
| 82 | : soclib::caba::BaseModule(insname), |
---|
| 83 | p_clk("clk"), |
---|
| 84 | p_resetn("resetn") |
---|
| 85 | { |
---|
| 86 | assert( (x_id < xmax) and (y_id < ymax) and "Illegal cluster coordinates"); |
---|
| 87 | |
---|
[607] | 88 | size_t cluster_id = (x_id<<4) + y_id; |
---|
[450] | 89 | |
---|
| 90 | // Vectors of DSPIN ports for inter-cluster communications |
---|
[468] | 91 | p_dspin_int_cmd_in = alloc_elems<DspinInput<dspin_int_cmd_width> >("p_int_cmd_in", 4, 3); |
---|
| 92 | p_dspin_int_cmd_out = alloc_elems<DspinOutput<dspin_int_cmd_width> >("p_int_cmd_out", 4, 3); |
---|
| 93 | p_dspin_int_rsp_in = alloc_elems<DspinInput<dspin_int_rsp_width> >("p_int_rsp_in", 4, 2); |
---|
| 94 | p_dspin_int_rsp_out = alloc_elems<DspinOutput<dspin_int_rsp_width> >("p_int_rsp_out", 4, 2); |
---|
[450] | 95 | |
---|
| 96 | p_dspin_ram_cmd_in = alloc_elems<DspinInput<dspin_ram_cmd_width> >("p_ext_cmd_in", 4); |
---|
| 97 | p_dspin_ram_cmd_out = alloc_elems<DspinOutput<dspin_ram_cmd_width> >("p_ext_cmd_out", 4); |
---|
| 98 | p_dspin_ram_rsp_in = alloc_elems<DspinInput<dspin_ram_rsp_width> >("p_ext_rsp_in", 4); |
---|
| 99 | p_dspin_ram_rsp_out = alloc_elems<DspinOutput<dspin_ram_rsp_width> >("p_ext_rsp_out", 4); |
---|
| 100 | |
---|
[718] | 101 | // VCI ports from IOB to IOX network (only in IO clusters) |
---|
| 102 | if ( is_io ) |
---|
[450] | 103 | { |
---|
[550] | 104 | p_vci_iob_iox_ini = new soclib::caba::VciInitiator<vci_param_ext>; |
---|
| 105 | p_vci_iob_iox_tgt = new soclib::caba::VciTarget<vci_param_ext>; |
---|
[450] | 106 | } |
---|
| 107 | |
---|
| 108 | ///////////////////////////////////////////////////////////////////////////// |
---|
| 109 | // Hardware components |
---|
| 110 | ///////////////////////////////////////////////////////////////////////////// |
---|
| 111 | |
---|
| 112 | //////////// PROCS |
---|
| 113 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 114 | { |
---|
| 115 | std::ostringstream s_proc; |
---|
| 116 | s_proc << "proc_" << x_id << "_" << y_id << "_" << p; |
---|
| 117 | proc[p] = new VciCcVCacheWrapper<vci_param_int, |
---|
| 118 | dspin_int_cmd_width, |
---|
| 119 | dspin_int_rsp_width, |
---|
| 120 | GdbServer<Mips32ElIss> >( |
---|
| 121 | s_proc.str().c_str(), |
---|
| 122 | cluster_id*nb_procs + p, // GLOBAL PROC_ID |
---|
| 123 | mt_int, // Mapping Table INT network |
---|
| 124 | IntTab(cluster_id,p), // SRCID |
---|
| 125 | (cluster_id << l_width) + p, // CC_GLOBAL_ID |
---|
| 126 | 8, // ITLB ways |
---|
| 127 | 8, // ITLB sets |
---|
| 128 | 8, // DTLB ways |
---|
| 129 | 8, // DTLB sets |
---|
[718] | 130 | l1_i_ways, l1_i_sets, 16, // ICACHE size |
---|
| 131 | l1_d_ways, l1_d_sets, 16, // DCACHE size |
---|
[450] | 132 | 4, // WBUF nlines |
---|
| 133 | 4, // WBUF nwords |
---|
| 134 | x_width, |
---|
| 135 | y_width, |
---|
| 136 | frozen_cycles, // max frozen cycles |
---|
| 137 | debug_start_cycle, |
---|
| 138 | proc_debug_ok); |
---|
| 139 | } |
---|
| 140 | |
---|
| 141 | /////////// MEMC |
---|
| 142 | std::ostringstream s_memc; |
---|
| 143 | s_memc << "memc_" << x_id << "_" << y_id; |
---|
| 144 | memc = new VciMemCache<vci_param_int, |
---|
| 145 | vci_param_ext, |
---|
| 146 | dspin_int_rsp_width, |
---|
| 147 | dspin_int_cmd_width>( |
---|
| 148 | s_memc.str().c_str(), |
---|
[718] | 149 | mt_int, // Mapping Table INT network |
---|
| 150 | mt_ram, // Mapping Table RAM network |
---|
| 151 | IntTab(cluster_id, ram_memc_ini_id), // SRCID RAM network |
---|
| 152 | IntTab(cluster_id, int_memc_tgt_id), // TGTID INT network |
---|
| 153 | x_width, // number of bits for x coordinate |
---|
| 154 | y_width, // number of bits for y coordinate |
---|
| 155 | memc_ways, memc_sets, 16, // CACHE SIZE |
---|
| 156 | 3, // MAX NUMBER OF COPIES |
---|
| 157 | 4096, // HEAP SIZE |
---|
| 158 | 8, // TRANSACTION TABLE DEPTH |
---|
| 159 | 8, // UPDATE TABLE DEPTH |
---|
| 160 | 8, // INVALIDATE TABLE DEPTH |
---|
[450] | 161 | debug_start_cycle, |
---|
| 162 | memc_debug_ok ); |
---|
| 163 | |
---|
| 164 | std::ostringstream s_wi_memc; |
---|
| 165 | s_wi_memc << "memc_wi_" << x_id << "_" << y_id; |
---|
| 166 | memc_ram_wi = new VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 167 | dspin_ram_cmd_width, |
---|
| 168 | dspin_ram_rsp_width>( |
---|
| 169 | s_wi_memc.str().c_str(), |
---|
| 170 | x_width + y_width + l_width); |
---|
| 171 | |
---|
| 172 | /////////// XICU |
---|
| 173 | std::ostringstream s_xicu; |
---|
| 174 | s_xicu << "xicu_" << x_id << "_" << y_id; |
---|
| 175 | xicu = new VciXicu<vci_param_int>( |
---|
| 176 | s_xicu.str().c_str(), |
---|
[718] | 177 | mt_int, // mapping table INT network |
---|
| 178 | IntTab(cluster_id, int_xicu_tgt_id), // TGTID direct space |
---|
| 179 | xcu_nb_inputs, // number of timer IRQs |
---|
| 180 | xcu_nb_inputs, // number of hard IRQs |
---|
| 181 | xcu_nb_inputs, // number of soft IRQs |
---|
| 182 | 16); // number of output IRQs |
---|
[450] | 183 | |
---|
| 184 | //////////// MDMA |
---|
| 185 | std::ostringstream s_mdma; |
---|
| 186 | s_mdma << "mdma_" << x_id << "_" << y_id; |
---|
| 187 | mdma = new VciMultiDma<vci_param_int>( |
---|
| 188 | s_mdma.str().c_str(), |
---|
| 189 | mt_int, |
---|
| 190 | IntTab(cluster_id, nb_procs), // SRCID |
---|
[718] | 191 | IntTab(cluster_id, int_mdma_tgt_id), // TGTID |
---|
[450] | 192 | 64, // burst size |
---|
| 193 | nb_dmas); // number of IRQs |
---|
| 194 | |
---|
| 195 | /////////// Direct LOCAL_XBAR(S) |
---|
[718] | 196 | size_t nb_direct_initiators = is_io ? nb_procs + 2 : nb_procs + 1; |
---|
| 197 | size_t nb_direct_targets = is_io ? 4 : 3; |
---|
[450] | 198 | |
---|
[693] | 199 | std::ostringstream s_int_xbar_d; |
---|
| 200 | s_int_xbar_d << "int_xbar_cmd_d_" << x_id << "_" << y_id; |
---|
| 201 | int_xbar_d = new VciLocalCrossbar<vci_param_int>( |
---|
| 202 | s_int_xbar_d.str().c_str(), |
---|
[450] | 203 | mt_int, // mapping table |
---|
[693] | 204 | cluster_id, // cluster id |
---|
| 205 | nb_direct_initiators, // number of local initiators |
---|
| 206 | nb_direct_targets, // number of local targets |
---|
| 207 | 0 ); // default target |
---|
[450] | 208 | |
---|
[693] | 209 | std::ostringstream s_int_dspin_ini_wrapper_gate_d; |
---|
| 210 | s_int_dspin_ini_wrapper_gate_d << "int_dspin_ini_wrapper_gate_d_" |
---|
| 211 | << x_id << "_" << y_id; |
---|
| 212 | int_wi_gate_d = new VciDspinInitiatorWrapper<vci_param_int, |
---|
| 213 | dspin_int_cmd_width, |
---|
| 214 | dspin_int_rsp_width>( |
---|
| 215 | s_int_dspin_ini_wrapper_gate_d.str().c_str(), |
---|
| 216 | x_width + y_width + l_width); |
---|
[450] | 217 | |
---|
[693] | 218 | std::ostringstream s_int_dspin_tgt_wrapper_gate_d; |
---|
| 219 | s_int_dspin_tgt_wrapper_gate_d << "int_dspin_tgt_wrapper_gate_d_" |
---|
| 220 | << x_id << "_" << y_id; |
---|
| 221 | int_wt_gate_d = new VciDspinTargetWrapper<vci_param_int, |
---|
| 222 | dspin_int_cmd_width, |
---|
| 223 | dspin_int_rsp_width>( |
---|
| 224 | s_int_dspin_tgt_wrapper_gate_d.str().c_str(), |
---|
| 225 | x_width + y_width + l_width); |
---|
| 226 | |
---|
[450] | 227 | //////////// Coherence LOCAL_XBAR(S) |
---|
| 228 | std::ostringstream s_int_xbar_m2p_c; |
---|
| 229 | s_int_xbar_m2p_c << "int_xbar_m2p_c_" << x_id << "_" << y_id; |
---|
| 230 | int_xbar_m2p_c = new DspinLocalCrossbar<dspin_int_cmd_width>( |
---|
| 231 | s_int_xbar_m2p_c.str().c_str(), |
---|
| 232 | mt_int, // mapping table |
---|
| 233 | x_id, y_id, // cluster coordinates |
---|
| 234 | x_width, y_width, l_width, // several dests |
---|
| 235 | 1, // number of local sources |
---|
| 236 | nb_procs, // number of local dests |
---|
| 237 | 2, 2, // fifo depths |
---|
| 238 | true, // pseudo CMD |
---|
| 239 | false, // no routing table |
---|
| 240 | true ); // broacast |
---|
| 241 | |
---|
| 242 | std::ostringstream s_int_xbar_p2m_c; |
---|
| 243 | s_int_xbar_p2m_c << "int_xbar_p2m_c_" << x_id << "_" << y_id; |
---|
| 244 | int_xbar_p2m_c = new DspinLocalCrossbar<dspin_int_rsp_width>( |
---|
| 245 | s_int_xbar_p2m_c.str().c_str(), |
---|
| 246 | mt_int, // mapping table |
---|
| 247 | x_id, y_id, // cluster coordinates |
---|
| 248 | x_width, y_width, 0, // only one dest |
---|
| 249 | nb_procs, // number of local sources |
---|
| 250 | 1, // number of local dests |
---|
| 251 | 2, 2, // fifo depths |
---|
| 252 | false, // pseudo RSP |
---|
| 253 | false, // no routing table |
---|
| 254 | false ); // no broacast |
---|
| 255 | |
---|
[468] | 256 | std::ostringstream s_int_xbar_clack_c; |
---|
| 257 | s_int_xbar_clack_c << "int_xbar_clack_c_" << x_id << "_" << y_id; |
---|
| 258 | int_xbar_clack_c = new DspinLocalCrossbar<dspin_int_cmd_width>( |
---|
| 259 | s_int_xbar_clack_c.str().c_str(), |
---|
| 260 | mt_int, // mapping table |
---|
| 261 | x_id, y_id, // cluster coordinates |
---|
| 262 | x_width, y_width, l_width, |
---|
| 263 | 1, // number of local sources |
---|
| 264 | nb_procs, // number of local targets |
---|
| 265 | 1, 1, // fifo depths |
---|
| 266 | true, // CMD |
---|
[707] | 267 | false, // no routing table |
---|
[468] | 268 | false); // broadcast |
---|
| 269 | |
---|
[450] | 270 | ////////////// INT ROUTER(S) |
---|
| 271 | std::ostringstream s_int_router_cmd; |
---|
| 272 | s_int_router_cmd << "router_cmd_" << x_id << "_" << y_id; |
---|
| 273 | int_router_cmd = new VirtualDspinRouter<dspin_int_cmd_width>( |
---|
| 274 | s_int_router_cmd.str().c_str(), |
---|
| 275 | x_id,y_id, // coordinate in the mesh |
---|
| 276 | x_width, y_width, // x & y fields width |
---|
[468] | 277 | 3, // nb virtual channels |
---|
[450] | 278 | 4,4); // input & output fifo depths |
---|
| 279 | |
---|
| 280 | std::ostringstream s_int_router_rsp; |
---|
| 281 | s_int_router_rsp << "router_rsp_" << x_id << "_" << y_id; |
---|
| 282 | int_router_rsp = new VirtualDspinRouter<dspin_int_rsp_width>( |
---|
| 283 | s_int_router_rsp.str().c_str(), |
---|
[550] | 284 | x_id,y_id, // router coordinates in mesh |
---|
[450] | 285 | x_width, y_width, // x & y fields width |
---|
[468] | 286 | 2, // nb virtual channels |
---|
[450] | 287 | 4,4); // input & output fifo depths |
---|
| 288 | |
---|
| 289 | ////////////// XRAM |
---|
| 290 | std::ostringstream s_xram; |
---|
| 291 | s_xram << "xram_" << x_id << "_" << y_id; |
---|
| 292 | xram = new VciSimpleRam<vci_param_ext>( |
---|
| 293 | s_xram.str().c_str(), |
---|
[718] | 294 | IntTab(cluster_id, ram_xram_tgt_id), |
---|
[450] | 295 | mt_ram, |
---|
| 296 | loader, |
---|
| 297 | xram_latency); |
---|
| 298 | |
---|
| 299 | std::ostringstream s_wt_xram; |
---|
| 300 | s_wt_xram << "xram_wt_" << x_id << "_" << y_id; |
---|
| 301 | xram_ram_wt = new VciDspinTargetWrapper<vci_param_ext, |
---|
| 302 | dspin_ram_cmd_width, |
---|
| 303 | dspin_ram_rsp_width>( |
---|
| 304 | s_wt_xram.str().c_str(), |
---|
| 305 | x_width + y_width + l_width); |
---|
| 306 | |
---|
| 307 | ///////////// RAM ROUTER(S) |
---|
| 308 | std::ostringstream s_ram_router_cmd; |
---|
| 309 | s_ram_router_cmd << "ram_router_cmd_" << x_id << "_" << y_id; |
---|
[718] | 310 | ram_router_cmd = new DspinRouter<dspin_ram_cmd_width>( |
---|
[450] | 311 | s_ram_router_cmd.str().c_str(), |
---|
[584] | 312 | x_id, y_id, // router coordinates in mesh |
---|
| 313 | x_width, // x field width in first flit |
---|
| 314 | y_width, // y field width in first flit |
---|
[718] | 315 | 4, 4); // input & output fifo depths |
---|
[450] | 316 | |
---|
| 317 | std::ostringstream s_ram_router_rsp; |
---|
| 318 | s_ram_router_rsp << "ram_router_rsp_" << x_id << "_" << y_id; |
---|
[718] | 319 | ram_router_rsp = new DspinRouter<dspin_ram_rsp_width>( |
---|
[450] | 320 | s_ram_router_rsp.str().c_str(), |
---|
[584] | 321 | x_id, y_id, // coordinates in mesh |
---|
| 322 | x_width, // x field width in first flit |
---|
| 323 | y_width, // y field width in first flit |
---|
[718] | 324 | 4, 4); // input & output fifo depths |
---|
[450] | 325 | |
---|
[550] | 326 | |
---|
[450] | 327 | ////////////////////// I/O CLUSTER ONLY /////////////////////// |
---|
[718] | 328 | if ( is_io ) |
---|
[450] | 329 | { |
---|
| 330 | /////////// IO_BRIDGE |
---|
| 331 | std::ostringstream s_iob; |
---|
| 332 | s_iob << "iob_" << x_id << "_" << y_id; |
---|
| 333 | iob = new VciIoBridge<vci_param_int, |
---|
| 334 | vci_param_ext>( |
---|
| 335 | s_iob.str().c_str(), |
---|
[718] | 336 | mt_ram, // EXT network maptab |
---|
| 337 | mt_int, // INT network maptab |
---|
| 338 | mt_iox, // IOX network maptab |
---|
| 339 | IntTab( cluster_id, int_iobx_tgt_id ), // INT TGTID |
---|
| 340 | IntTab( cluster_id, int_iobx_ini_id ), // INT SRCID |
---|
| 341 | IntTab( 0 , iox_iobx_tgt_id ), // IOX TGTID |
---|
| 342 | IntTab( 0 , iox_iobx_ini_id ), // IOX SRCID |
---|
| 343 | 16, // cache line words |
---|
| 344 | 8, // IOTLB ways |
---|
| 345 | 8, // IOTLB sets |
---|
[450] | 346 | debug_start_cycle, |
---|
| 347 | iob_debug_ok ); |
---|
| 348 | |
---|
| 349 | std::ostringstream s_iob_ram_wi; |
---|
| 350 | s_iob_ram_wi << "iob_ram_wi_" << x_id << "_" << y_id; |
---|
| 351 | iob_ram_wi = new VciDspinInitiatorWrapper<vci_param_ext, |
---|
| 352 | dspin_ram_cmd_width, |
---|
| 353 | dspin_ram_rsp_width>( |
---|
| 354 | s_iob_ram_wi.str().c_str(), |
---|
[718] | 355 | vci_param_int::S); |
---|
| 356 | |
---|
| 357 | std::ostringstream s_ram_xbar_cmd; |
---|
| 358 | s_ram_xbar_cmd << "s_ram_xbar_cmd_" << x_id << "_" << y_id; |
---|
| 359 | ram_xbar_cmd = new DspinLocalCrossbar<dspin_ram_cmd_width>( |
---|
| 360 | s_ram_xbar_cmd.str().c_str(), // name |
---|
| 361 | mt_ram, // mapping table |
---|
| 362 | x_id, y_id, // x, y |
---|
| 363 | x_width, y_width, l_width, // x_width, y_width, l_width |
---|
| 364 | 2, 0, // local inputs, local outputs |
---|
| 365 | 2, 2, // in fifo, out fifo depths |
---|
| 366 | true, // is cmd ? |
---|
| 367 | false, // use routing table ? |
---|
| 368 | false); // support broadcast ? |
---|
| 369 | |
---|
| 370 | std::ostringstream s_ram_xbar_rsp; |
---|
| 371 | s_ram_xbar_rsp << "s_ram_xbar_rsp_" << x_id << "_" << y_id; |
---|
| 372 | ram_xbar_rsp = new DspinLocalCrossbar<dspin_ram_rsp_width>( |
---|
| 373 | s_ram_xbar_rsp.str().c_str(), // name |
---|
| 374 | mt_ram, // mapping table |
---|
| 375 | x_id, y_id, // x, y |
---|
| 376 | x_width, y_width, l_width, // x_width, y_width, l_width |
---|
| 377 | 0, 2, // local inputs, local outputs |
---|
| 378 | 2, 2, // in fifo, out fifo depths |
---|
| 379 | false, // is cmd ? |
---|
| 380 | true, // use routing table ? |
---|
| 381 | false); // support broadcast ? |
---|
[550] | 382 | } // end if IO |
---|
[450] | 383 | |
---|
| 384 | //////////////////////////////////// |
---|
| 385 | // Connections are defined here |
---|
| 386 | //////////////////////////////////// |
---|
| 387 | |
---|
| 388 | // on coherence network : local srcid[proc] in [0...nb_procs-1] |
---|
| 389 | // : local srcid[memc] = nb_procs |
---|
[584] | 390 | |
---|
[450] | 391 | //////////////////////// internal CMD & RSP routers |
---|
| 392 | int_router_cmd->p_clk (this->p_clk); |
---|
| 393 | int_router_cmd->p_resetn (this->p_resetn); |
---|
| 394 | int_router_rsp->p_clk (this->p_clk); |
---|
| 395 | int_router_rsp->p_resetn (this->p_resetn); |
---|
[468] | 396 | |
---|
| 397 | for (int i = 0; i < 4; i++) |
---|
[450] | 398 | { |
---|
[468] | 399 | for(int k = 0; k < 3; k++) |
---|
[450] | 400 | { |
---|
[468] | 401 | int_router_cmd->p_out[i][k] (this->p_dspin_int_cmd_out[i][k]); |
---|
| 402 | int_router_cmd->p_in[i][k] (this->p_dspin_int_cmd_in[i][k]); |
---|
[450] | 403 | } |
---|
[468] | 404 | |
---|
| 405 | for(int k = 0; k < 2; k++) |
---|
| 406 | { |
---|
| 407 | int_router_rsp->p_out[i][k] (this->p_dspin_int_rsp_out[i][k]); |
---|
| 408 | int_router_rsp->p_in[i][k] (this->p_dspin_int_rsp_in[i][k]); |
---|
| 409 | } |
---|
[450] | 410 | } |
---|
| 411 | |
---|
| 412 | // local ports |
---|
[468] | 413 | int_router_cmd->p_out[4][0] (signal_int_dspin_cmd_g2l_d); |
---|
| 414 | int_router_cmd->p_out[4][1] (signal_int_dspin_m2p_g2l_c); |
---|
| 415 | int_router_cmd->p_out[4][2] (signal_int_dspin_clack_g2l_c); |
---|
| 416 | int_router_cmd->p_in[4][0] (signal_int_dspin_cmd_l2g_d); |
---|
| 417 | int_router_cmd->p_in[4][1] (signal_int_dspin_m2p_l2g_c); |
---|
| 418 | int_router_cmd->p_in[4][2] (signal_int_dspin_clack_l2g_c); |
---|
[450] | 419 | |
---|
[468] | 420 | int_router_rsp->p_out[4][0] (signal_int_dspin_rsp_g2l_d); |
---|
| 421 | int_router_rsp->p_out[4][1] (signal_int_dspin_p2m_g2l_c); |
---|
| 422 | int_router_rsp->p_in[4][0] (signal_int_dspin_rsp_l2g_d); |
---|
| 423 | int_router_rsp->p_in[4][1] (signal_int_dspin_p2m_l2g_c); |
---|
[450] | 424 | |
---|
| 425 | ///////////////////// CMD DSPIN local crossbar direct |
---|
[693] | 426 | int_xbar_d->p_clk (this->p_clk); |
---|
| 427 | int_xbar_d->p_resetn (this->p_resetn); |
---|
| 428 | int_xbar_d->p_initiator_to_up (signal_int_vci_l2g); |
---|
| 429 | int_xbar_d->p_target_to_up (signal_int_vci_g2l); |
---|
[450] | 430 | |
---|
[718] | 431 | int_xbar_d->p_to_target[int_memc_tgt_id] (signal_int_vci_tgt_memc); |
---|
| 432 | int_xbar_d->p_to_target[int_xicu_tgt_id] (signal_int_vci_tgt_xicu); |
---|
| 433 | int_xbar_d->p_to_target[int_mdma_tgt_id] (signal_int_vci_tgt_mdma); |
---|
| 434 | int_xbar_d->p_to_initiator[int_mdma_ini_id] (signal_int_vci_ini_mdma); |
---|
[450] | 435 | for (size_t p = 0; p < nb_procs; p++) |
---|
[718] | 436 | int_xbar_d->p_to_initiator[int_proc_ini_id + p] (signal_int_vci_ini_proc[p]); |
---|
[450] | 437 | |
---|
[718] | 438 | if ( is_io ) |
---|
[450] | 439 | { |
---|
[718] | 440 | int_xbar_d->p_to_target[int_iobx_tgt_id] (signal_int_vci_tgt_iobx); |
---|
| 441 | int_xbar_d->p_to_initiator[int_iobx_ini_id] (signal_int_vci_ini_iobx); |
---|
[450] | 442 | } |
---|
| 443 | |
---|
[714] | 444 | int_wi_gate_d->p_clk (this->p_clk); |
---|
| 445 | int_wi_gate_d->p_resetn (this->p_resetn); |
---|
| 446 | int_wi_gate_d->p_vci (signal_int_vci_l2g); |
---|
| 447 | int_wi_gate_d->p_dspin_cmd (signal_int_dspin_cmd_l2g_d); |
---|
| 448 | int_wi_gate_d->p_dspin_rsp (signal_int_dspin_rsp_g2l_d); |
---|
[450] | 449 | |
---|
[714] | 450 | int_wt_gate_d->p_clk (this->p_clk); |
---|
| 451 | int_wt_gate_d->p_resetn (this->p_resetn); |
---|
| 452 | int_wt_gate_d->p_vci (signal_int_vci_g2l); |
---|
| 453 | int_wt_gate_d->p_dspin_cmd (signal_int_dspin_cmd_g2l_d); |
---|
| 454 | int_wt_gate_d->p_dspin_rsp (signal_int_dspin_rsp_l2g_d); |
---|
[693] | 455 | |
---|
[450] | 456 | ////////////////////// M2P DSPIN local crossbar coherence |
---|
| 457 | int_xbar_m2p_c->p_clk (this->p_clk); |
---|
| 458 | int_xbar_m2p_c->p_resetn (this->p_resetn); |
---|
| 459 | int_xbar_m2p_c->p_global_out (signal_int_dspin_m2p_l2g_c); |
---|
| 460 | int_xbar_m2p_c->p_global_in (signal_int_dspin_m2p_g2l_c); |
---|
| 461 | int_xbar_m2p_c->p_local_in[0] (signal_int_dspin_m2p_memc); |
---|
| 462 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 463 | int_xbar_m2p_c->p_local_out[p] (signal_int_dspin_m2p_proc[p]); |
---|
| 464 | |
---|
| 465 | ////////////////////////// P2M DSPIN local crossbar coherence |
---|
| 466 | int_xbar_p2m_c->p_clk (this->p_clk); |
---|
| 467 | int_xbar_p2m_c->p_resetn (this->p_resetn); |
---|
| 468 | int_xbar_p2m_c->p_global_out (signal_int_dspin_p2m_l2g_c); |
---|
| 469 | int_xbar_p2m_c->p_global_in (signal_int_dspin_p2m_g2l_c); |
---|
| 470 | int_xbar_p2m_c->p_local_out[0] (signal_int_dspin_p2m_memc); |
---|
| 471 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 472 | int_xbar_p2m_c->p_local_in[p] (signal_int_dspin_p2m_proc[p]); |
---|
| 473 | |
---|
[468] | 474 | ////////////////////// CLACK DSPIN local crossbar coherence |
---|
| 475 | int_xbar_clack_c->p_clk (this->p_clk); |
---|
| 476 | int_xbar_clack_c->p_resetn (this->p_resetn); |
---|
| 477 | int_xbar_clack_c->p_global_out (signal_int_dspin_clack_l2g_c); |
---|
| 478 | int_xbar_clack_c->p_global_in (signal_int_dspin_clack_g2l_c); |
---|
| 479 | int_xbar_clack_c->p_local_in[0] (signal_int_dspin_clack_memc); |
---|
| 480 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 481 | int_xbar_clack_c->p_local_out[p] (signal_int_dspin_clack_proc[p]); |
---|
| 482 | |
---|
[450] | 483 | //////////////////////////////////// Processors |
---|
| 484 | for (size_t p = 0; p < nb_procs; p++) |
---|
| 485 | { |
---|
| 486 | proc[p]->p_clk (this->p_clk); |
---|
| 487 | proc[p]->p_resetn (this->p_resetn); |
---|
| 488 | proc[p]->p_vci (signal_int_vci_ini_proc[p]); |
---|
[468] | 489 | proc[p]->p_dspin_m2p (signal_int_dspin_m2p_proc[p]); |
---|
| 490 | proc[p]->p_dspin_p2m (signal_int_dspin_p2m_proc[p]); |
---|
| 491 | proc[p]->p_dspin_clack (signal_int_dspin_clack_proc[p]); |
---|
[707] | 492 | |
---|
| 493 | for ( size_t j = 0 ; j < 6 ; j++) |
---|
[450] | 494 | { |
---|
[707] | 495 | if ( j < 4 ) proc[p]->p_irq[j] (signal_proc_it[4*p + j]); |
---|
| 496 | else proc[p]->p_irq[j] (signal_false); |
---|
[450] | 497 | } |
---|
| 498 | } |
---|
| 499 | |
---|
| 500 | ///////////////////////////////////// XICU |
---|
[468] | 501 | xicu->p_clk (this->p_clk); |
---|
| 502 | xicu->p_resetn (this->p_resetn); |
---|
| 503 | xicu->p_vci (signal_int_vci_tgt_xicu); |
---|
[714] | 504 | for ( size_t i=0 ; i < 16 ; i++) |
---|
[450] | 505 | { |
---|
[714] | 506 | xicu->p_irq[i] (signal_proc_it[i]); |
---|
[450] | 507 | } |
---|
[714] | 508 | for ( size_t i=0 ; i < xcu_nb_inputs ; i++) |
---|
[450] | 509 | { |
---|
[707] | 510 | if ( i == 0 ) xicu->p_hwi[i] (signal_irq_memc); |
---|
| 511 | else if ( i <= nb_dmas ) xicu->p_hwi[i] (signal_irq_mdma[i-1]); |
---|
| 512 | else xicu->p_hwi[i] (signal_false); |
---|
[450] | 513 | } |
---|
| 514 | |
---|
| 515 | ///////////////////////////////////// MEMC |
---|
[468] | 516 | memc->p_clk (this->p_clk); |
---|
| 517 | memc->p_resetn (this->p_resetn); |
---|
| 518 | memc->p_vci_ixr (signal_ram_vci_ini_memc); |
---|
| 519 | memc->p_vci_tgt (signal_int_vci_tgt_memc); |
---|
| 520 | memc->p_dspin_p2m (signal_int_dspin_p2m_memc); |
---|
| 521 | memc->p_dspin_m2p (signal_int_dspin_m2p_memc); |
---|
| 522 | memc->p_dspin_clack (signal_int_dspin_clack_memc); |
---|
[607] | 523 | memc->p_irq (signal_irq_memc); |
---|
[450] | 524 | |
---|
| 525 | // wrapper to RAM network |
---|
| 526 | memc_ram_wi->p_clk (this->p_clk); |
---|
| 527 | memc_ram_wi->p_resetn (this->p_resetn); |
---|
| 528 | memc_ram_wi->p_dspin_cmd (signal_ram_dspin_cmd_memc_i); |
---|
| 529 | memc_ram_wi->p_dspin_rsp (signal_ram_dspin_rsp_memc_i); |
---|
| 530 | memc_ram_wi->p_vci (signal_ram_vci_ini_memc); |
---|
| 531 | |
---|
| 532 | //////////////////////////////////// XRAM |
---|
[468] | 533 | xram->p_clk (this->p_clk); |
---|
| 534 | xram->p_resetn (this->p_resetn); |
---|
| 535 | xram->p_vci (signal_ram_vci_tgt_xram); |
---|
[450] | 536 | |
---|
| 537 | // wrapper to RAM network |
---|
| 538 | xram_ram_wt->p_clk (this->p_clk); |
---|
| 539 | xram_ram_wt->p_resetn (this->p_resetn); |
---|
| 540 | xram_ram_wt->p_dspin_cmd (signal_ram_dspin_cmd_xram_t); |
---|
| 541 | xram_ram_wt->p_dspin_rsp (signal_ram_dspin_rsp_xram_t); |
---|
| 542 | xram_ram_wt->p_vci (signal_ram_vci_tgt_xram); |
---|
| 543 | |
---|
| 544 | /////////////////////////////////// MDMA |
---|
[468] | 545 | mdma->p_clk (this->p_clk); |
---|
[450] | 546 | mdma->p_resetn (this->p_resetn); |
---|
[468] | 547 | mdma->p_vci_target (signal_int_vci_tgt_mdma); |
---|
| 548 | mdma->p_vci_initiator (signal_int_vci_ini_mdma); |
---|
[450] | 549 | for (size_t i=0 ; i<nb_dmas ; i++) |
---|
| 550 | mdma->p_irq[i] (signal_irq_mdma[i]); |
---|
| 551 | |
---|
[550] | 552 | //////////////////////////// RAM network CMD & RSP routers |
---|
[707] | 553 | ram_router_cmd->p_clk (this->p_clk); |
---|
| 554 | ram_router_cmd->p_resetn (this->p_resetn); |
---|
| 555 | ram_router_rsp->p_clk (this->p_clk); |
---|
| 556 | ram_router_rsp->p_resetn (this->p_resetn); |
---|
[550] | 557 | for( size_t n=0 ; n<4 ; n++) |
---|
[450] | 558 | { |
---|
[707] | 559 | ram_router_cmd->p_out[n] (this->p_dspin_ram_cmd_out[n]); |
---|
| 560 | ram_router_cmd->p_in[n] (this->p_dspin_ram_cmd_in[n]); |
---|
| 561 | ram_router_rsp->p_out[n] (this->p_dspin_ram_rsp_out[n]); |
---|
| 562 | ram_router_rsp->p_in[n] (this->p_dspin_ram_rsp_in[n]); |
---|
[450] | 563 | } |
---|
[718] | 564 | |
---|
[707] | 565 | ram_router_cmd->p_out[4] (signal_ram_dspin_cmd_xram_t); |
---|
| 566 | ram_router_rsp->p_in[4] (signal_ram_dspin_rsp_xram_t); |
---|
[718] | 567 | |
---|
| 568 | if ( is_io ) |
---|
| 569 | { |
---|
| 570 | ram_router_cmd->p_in[4] (signal_ram_dspin_cmd_xbar); |
---|
| 571 | ram_router_rsp->p_out[4] (signal_ram_dspin_rsp_xbar); |
---|
| 572 | } |
---|
| 573 | else |
---|
| 574 | { |
---|
| 575 | ram_router_cmd->p_in[4] (signal_ram_dspin_cmd_memc_i); |
---|
| 576 | ram_router_rsp->p_out[4] (signal_ram_dspin_rsp_memc_i); |
---|
| 577 | } |
---|
[550] | 578 | |
---|
| 579 | ///////////////////////// IOB exists only in cluster_iob0 & cluster_iob1. |
---|
[718] | 580 | if ( is_io ) |
---|
[450] | 581 | { |
---|
| 582 | // IO bridge |
---|
[718] | 583 | iob->p_clk (this->p_clk); |
---|
| 584 | iob->p_resetn (this->p_resetn); |
---|
| 585 | iob->p_vci_ini_iox (*(this->p_vci_iob_iox_ini)); |
---|
| 586 | iob->p_vci_tgt_iox (*(this->p_vci_iob_iox_tgt)); |
---|
| 587 | iob->p_vci_tgt_int (signal_int_vci_tgt_iobx); |
---|
| 588 | iob->p_vci_ini_int (signal_int_vci_ini_iobx); |
---|
| 589 | iob->p_vci_ini_ram (signal_ram_vci_ini_iobx); |
---|
[550] | 590 | |
---|
[450] | 591 | // initiator wrapper to RAM network |
---|
[718] | 592 | iob_ram_wi->p_clk (this->p_clk); |
---|
| 593 | iob_ram_wi->p_resetn (this->p_resetn); |
---|
| 594 | iob_ram_wi->p_dspin_cmd (signal_ram_dspin_cmd_iob_i); |
---|
| 595 | iob_ram_wi->p_dspin_rsp (signal_ram_dspin_rsp_iob_i); |
---|
| 596 | iob_ram_wi->p_vci (signal_ram_vci_ini_iobx); |
---|
| 597 | |
---|
| 598 | // crossbar between MEMC and IOB to RAM network |
---|
| 599 | ram_xbar_cmd->p_clk (this->p_clk); |
---|
| 600 | ram_xbar_cmd->p_resetn (this->p_resetn); |
---|
| 601 | ram_xbar_cmd->p_global_out (signal_ram_dspin_cmd_xbar); |
---|
| 602 | ram_xbar_cmd->p_global_in (signal_ram_dspin_cmd_false); |
---|
| 603 | ram_xbar_cmd->p_local_in[ram_memc_ini_id] (signal_ram_dspin_cmd_memc_i); |
---|
| 604 | ram_xbar_cmd->p_local_in[ram_iobx_ini_id] (signal_ram_dspin_cmd_iob_i); |
---|
| 605 | |
---|
| 606 | ram_xbar_rsp->p_clk (this->p_clk); |
---|
| 607 | ram_xbar_rsp->p_resetn (this->p_resetn); |
---|
| 608 | ram_xbar_rsp->p_global_out (signal_ram_dspin_rsp_false); |
---|
| 609 | ram_xbar_rsp->p_global_in (signal_ram_dspin_rsp_xbar); |
---|
| 610 | ram_xbar_rsp->p_local_out[ram_memc_ini_id] (signal_ram_dspin_rsp_memc_i); |
---|
| 611 | ram_xbar_rsp->p_local_out[ram_iobx_ini_id] (signal_ram_dspin_rsp_iob_i); |
---|
[550] | 612 | } |
---|
[450] | 613 | |
---|
[718] | 614 | SC_METHOD(init); |
---|
[450] | 615 | } // end constructor |
---|
| 616 | |
---|
[718] | 617 | tmpl(void)::init() |
---|
| 618 | { |
---|
| 619 | signal_ram_dspin_cmd_false.write = false; |
---|
| 620 | signal_ram_dspin_cmd_false.read = true; |
---|
| 621 | signal_ram_dspin_rsp_false.write = false; |
---|
| 622 | signal_ram_dspin_rsp_false.read = true; |
---|
| 623 | } // end init |
---|
| 624 | |
---|
[450] | 625 | }} |
---|
| 626 | |
---|
| 627 | |
---|
| 628 | // Local Variables: |
---|
| 629 | // tab-width: 3 |
---|
| 630 | // c-basic-offset: 3 |
---|
| 631 | // c-file-offsets:((innamespace . 0)(inline-open . 0)) |
---|
| 632 | // indent-tabs-mode: nil |
---|
| 633 | // End: |
---|
| 634 | |
---|
| 635 | // vim: filetype=cpp:expandtab:shiftwidth=3:tabstop=3:softtabstop=3 |
---|
| 636 | |
---|