1 | #!/usr/bin/env python |
---|
2 | |
---|
3 | from math import log, ceil |
---|
4 | from mapping import * |
---|
5 | |
---|
6 | ############################################################################### |
---|
7 | # file : arch.py (for the tsar_generic_leti architecture) |
---|
8 | # date : may 2014 |
---|
9 | # author : Alain Greiner |
---|
10 | ############################################################################### |
---|
11 | # This file contains a mapping generator for the "tsar_generic_leti" platform. |
---|
12 | # This includes both the hardware architecture (clusters, processors, |
---|
13 | # peripherals, physical space segmentation) and the mapping of all boot |
---|
14 | # and kernel objects (global vsegs). |
---|
15 | # |
---|
16 | # The x_size & y_size parameters define the total number of clusters. |
---|
17 | # The upper row (y = y_size-1) does not contain processors or memory. |
---|
18 | # |
---|
19 | # It does not use the IOB component: |
---|
20 | # The external peripherals are located in cluster[x_size-1][y_size-1]. |
---|
21 | # |
---|
22 | # It does not use an external ROM, as the preloader code is (pre)loaded |
---|
23 | # at address 0x0, in the physical memory of cluster[0][0]. |
---|
24 | # |
---|
25 | # It can use an - optional - RAMDISK located in cluster[0][0]. |
---|
26 | # |
---|
27 | # The others hardware parameters are: |
---|
28 | # - fbf_width : frame_buffer width = frame_buffer heigth |
---|
29 | # - nb_ttys : number of TTY channels |
---|
30 | # - nb_nics : number of NIC channels |
---|
31 | # - nb_cmas : number of CMA channels |
---|
32 | # - irq_per_proc : number of input IRQs per processor |
---|
33 | # - use_ramdisk : use a RAMDISK when True |
---|
34 | # - peri_increment : address increment for replicated peripherals |
---|
35 | # |
---|
36 | # Regarding the boot and kernel vsegs mapping : |
---|
37 | # - We use one big physical page (2 Mbytes) for the preloader and the four |
---|
38 | # boot vsegs, all allocated in cluster[0,0]. |
---|
39 | # - We use the 16 next big pages in cluster[0][0] to implement the RAMDISK. |
---|
40 | # - We use one big page per cluster for the replicated kernel code vsegs. |
---|
41 | # - We use one big page in cluster[0][0] for the kernel data vseg. |
---|
42 | # - We use one big page per cluster for the distributed kernel heap vsegs. |
---|
43 | # - We use one big page per cluster for the distributed ptab vsegs. |
---|
44 | # - We use small physical pages (4 Kbytes) per cluster for the schedulers. |
---|
45 | # - We use one big page for each external peripheral in IO cluster, |
---|
46 | # - We use one small page per cluster for each internal peripheral. |
---|
47 | ############################################################################### |
---|
48 | |
---|
49 | ######################## |
---|
50 | def arch( x_size = 2, |
---|
51 | y_size = 2, |
---|
52 | nb_procs = 4, |
---|
53 | nb_ttys = 1, |
---|
54 | fbf_width = 128 ): |
---|
55 | |
---|
56 | ### define architecture constants |
---|
57 | |
---|
58 | nb_nics = 1 |
---|
59 | nb_cmas = 2 |
---|
60 | x_io = x_size - 1 |
---|
61 | y_io = y_size - 1 |
---|
62 | x_width = 4 |
---|
63 | y_width = 4 |
---|
64 | p_width = 2 |
---|
65 | paddr_width = 40 |
---|
66 | irq_per_proc = 4 |
---|
67 | use_ramdisk = False |
---|
68 | peri_increment = 0x10000 # distributed peripherals vbase increment |
---|
69 | reset_address = 0x00000000 # wired preloader pbase address |
---|
70 | |
---|
71 | ### parameters checking |
---|
72 | |
---|
73 | assert( nb_procs <= (1 << p_width) ) |
---|
74 | |
---|
75 | assert( x_size <= (1 << x_width) ) |
---|
76 | |
---|
77 | assert( y_size <= (1 << y_width) ) |
---|
78 | |
---|
79 | ### define type and name |
---|
80 | |
---|
81 | platform_type = 'tsar_leti' |
---|
82 | platform_name = '%s_%d_%d_%d' % (platform_type, x_size, y_size, nb_procs ) |
---|
83 | |
---|
84 | ### define physical segments replicated in all clusters |
---|
85 | ### the base address is extended by the cluster_xy (8 bits) |
---|
86 | |
---|
87 | ram_base = 0x00000000 |
---|
88 | ram_size = 0x4000000 # 64 Mbytes |
---|
89 | |
---|
90 | xcu_base = 0xF0000000 |
---|
91 | xcu_size = 0x1000 # 4 Kbytes |
---|
92 | |
---|
93 | mmc_base = 0xF1000000 |
---|
94 | mmc_size = 0x1000 # 4 Kbytes |
---|
95 | |
---|
96 | ### define physical segments for external peripherals |
---|
97 | ## These segments are only defined in cluster_io |
---|
98 | |
---|
99 | bdv_base = 0xF2000000 |
---|
100 | bdv_size = 0x1000 # 4kbytes |
---|
101 | |
---|
102 | tty_base = 0xF4000000 |
---|
103 | tty_size = 0x4000 # 16 Kbytes |
---|
104 | |
---|
105 | nic_base = 0xF7000000 |
---|
106 | nic_size = 0x80000 # 512 kbytes |
---|
107 | |
---|
108 | cma_base = 0xF8000000 |
---|
109 | cma_size = 0x1000 * 2 * nb_nics # 4 kbytes * 2 * nb_nics |
---|
110 | |
---|
111 | pic_base = 0xF9000000 |
---|
112 | pic_size = 0x1000 # 4 Kbytes |
---|
113 | |
---|
114 | fbf_base = 0xF3000000 |
---|
115 | fbf_size = fbf_width * fbf_width # fbf_width * fbf_width bytes |
---|
116 | |
---|
117 | |
---|
118 | ### define preloader & bootloader vsegs base addresses and sizes |
---|
119 | ### We want to pack these 5 vsegs in the same big page |
---|
120 | ### => boot cost is one BPP in cluster[0][0] |
---|
121 | |
---|
122 | preloader_vbase = 0x00000000 # ident |
---|
123 | preloader_size = 0x00010000 # 64 Kbytes |
---|
124 | |
---|
125 | boot_mapping_vbase = 0x00010000 # ident |
---|
126 | boot_mapping_size = 0x00080000 # 512 Kbytes |
---|
127 | |
---|
128 | boot_code_vbase = 0x00090000 # ident |
---|
129 | boot_code_size = 0x00040000 # 256 Kbytes |
---|
130 | |
---|
131 | boot_data_vbase = 0x000D0000 # ident |
---|
132 | boot_data_size = 0x000B0000 # 704 Kbytes |
---|
133 | |
---|
134 | boot_stack_vbase = 0x00180000 # ident |
---|
135 | boot_stack_size = 0x00080000 # 512 Kbytes |
---|
136 | |
---|
137 | ### define ramdisk vseg / must be identity mapping in cluster[0][0] |
---|
138 | ### occupies 15 BPP after the boot |
---|
139 | ramdisk_vbase = 0x00200000 |
---|
140 | ramdisk_size = 0x02000000 # 32 Mbytes |
---|
141 | |
---|
142 | ### define kernel vsegs base addresses and sizes |
---|
143 | ### code, init, ptab, heap & sched vsegs are replicated in all clusters. |
---|
144 | ### data & uncdata vsegs are only mapped in cluster[0][0]. |
---|
145 | |
---|
146 | kernel_code_vbase = 0x80000000 |
---|
147 | kernel_code_size = 0x00100000 # 1 Mbytes per cluster |
---|
148 | |
---|
149 | kernel_init_vbase = 0x80100000 |
---|
150 | kernel_init_size = 0x00100000 # 1 Mbytes per cluster |
---|
151 | |
---|
152 | kernel_data_vbase = 0x90000000 |
---|
153 | kernel_data_size = 0x00200000 # 2 Mbytes in cluster[0][0] |
---|
154 | |
---|
155 | kernel_ptab_vbase = 0xE0000000 |
---|
156 | kernel_ptab_size = 0x00200000 # 2 Mbytes per cluster |
---|
157 | |
---|
158 | kernel_heap_vbase = 0xD0000000 |
---|
159 | kernel_heap_size = 0x00200000 # 2 Mbytes per cluster |
---|
160 | |
---|
161 | kernel_sched_vbase = 0xA0000000 |
---|
162 | kernel_sched_size = 0x00002000 * nb_procs # 8 kbytes per proc per cluster |
---|
163 | |
---|
164 | ##################### |
---|
165 | ### create mapping |
---|
166 | ##################### |
---|
167 | |
---|
168 | mapping = Mapping( name = platform_name, |
---|
169 | x_size = x_size, |
---|
170 | y_size = y_size, |
---|
171 | nprocs = nb_procs, |
---|
172 | x_width = x_width, |
---|
173 | y_width = y_width, |
---|
174 | p_width = p_width, |
---|
175 | paddr_width = paddr_width, |
---|
176 | coherence = True, |
---|
177 | irq_per_proc = irq_per_proc, |
---|
178 | use_ramdisk = use_ramdisk, |
---|
179 | x_io = x_io, |
---|
180 | y_io = y_io, |
---|
181 | peri_increment = peri_increment, |
---|
182 | reset_address = reset_address, |
---|
183 | ram_base = ram_base, |
---|
184 | ram_size = ram_size ) |
---|
185 | |
---|
186 | ########################### |
---|
187 | ### Hardware Description |
---|
188 | ########################### |
---|
189 | |
---|
190 | for x in xrange( x_size ): |
---|
191 | for y in xrange( y_size ): |
---|
192 | cluster_xy = (x << y_width) + y; |
---|
193 | offset = cluster_xy << (paddr_width - x_width - y_width) |
---|
194 | |
---|
195 | ### components replicated in all clusters but the upper row |
---|
196 | if ( y < (y_size - 1) ): |
---|
197 | |
---|
198 | ram = mapping.addRam( 'RAM', base = ram_base + offset, |
---|
199 | size = ram_size ) |
---|
200 | |
---|
201 | mmc = mapping.addPeriph( 'MMC', base = mmc_base + offset, |
---|
202 | size = mmc_size, ptype = 'MMC' ) |
---|
203 | |
---|
204 | xcu = mapping.addPeriph( 'XCU', base = xcu_base + offset, |
---|
205 | size = xcu_size, ptype = 'XCU', |
---|
206 | channels = nb_procs * irq_per_proc, arg = 16 ) |
---|
207 | |
---|
208 | mapping.addIrq( xcu, index = 8, isrtype = 'ISR_MMC' ) |
---|
209 | |
---|
210 | for p in xrange ( nb_procs ): |
---|
211 | mapping.addProc( x, y, p ) |
---|
212 | |
---|
213 | ### external peripherals in cluster_io |
---|
214 | if ( (x==x_io) and (y==y_io) ): |
---|
215 | |
---|
216 | bdv = mapping.addPeriph( 'BDV', base = bdv_base + offset, size = bdv_size, |
---|
217 | ptype = 'IOC', subtype = 'BDV' ) |
---|
218 | |
---|
219 | tty = mapping.addPeriph( 'TTY', base = tty_base + offset, size = tty_size, |
---|
220 | ptype = 'TTY', channels = nb_ttys ) |
---|
221 | |
---|
222 | nic = mapping.addPeriph( 'NIC', base = nic_base + offset, size = nic_size, |
---|
223 | ptype = 'NIC', channels = nb_nics ) |
---|
224 | |
---|
225 | cma = mapping.addPeriph( 'CMA', base = cma_base + offset, size = cma_size, |
---|
226 | ptype = 'CMA', channels = nb_cmas ) |
---|
227 | |
---|
228 | fbf = mapping.addPeriph( 'FBF', base = fbf_base + offset, size = fbf_size, |
---|
229 | ptype = 'FBF', arg = fbf_width ) |
---|
230 | |
---|
231 | pic = mapping.addPeriph( 'PIC', base = pic_base + offset, size = pic_size, |
---|
232 | ptype = 'PIC', channels = 32 ) |
---|
233 | |
---|
234 | mapping.addIrq( pic, index = 0 , isrtype = 'ISR_NIC_RX', channel = 0 ) |
---|
235 | mapping.addIrq( pic, index = 1 , isrtype = 'ISR_NIC_RX', channel = 1 ) |
---|
236 | |
---|
237 | mapping.addIrq( pic, index = 2 , isrtype = 'ISR_NIC_TX', channel = 0 ) |
---|
238 | mapping.addIrq( pic, index = 3 , isrtype = 'ISR_NIC_TX', channel = 1 ) |
---|
239 | |
---|
240 | mapping.addIrq( pic, index = 4 , isrtype = 'ISR_CMA' , channel = 0 ) |
---|
241 | mapping.addIrq( pic, index = 5 , isrtype = 'ISR_CMA' , channel = 1 ) |
---|
242 | mapping.addIrq( pic, index = 6 , isrtype = 'ISR_CMA' , channel = 2 ) |
---|
243 | mapping.addIrq( pic, index = 7 , isrtype = 'ISR_CMA' , channel = 3 ) |
---|
244 | |
---|
245 | mapping.addIrq( pic, index = 8 , isrtype = 'ISR_BDV' , channel = 0 ) |
---|
246 | |
---|
247 | mapping.addIrq( pic, index = 16, isrtype = 'ISR_TTY_RX', channel = 0 ) |
---|
248 | mapping.addIrq( pic, index = 17, isrtype = 'ISR_TTY_RX', channel = 1 ) |
---|
249 | mapping.addIrq( pic, index = 18, isrtype = 'ISR_TTY_RX', channel = 2 ) |
---|
250 | mapping.addIrq( pic, index = 19, isrtype = 'ISR_TTY_RX', channel = 3 ) |
---|
251 | mapping.addIrq( pic, index = 20, isrtype = 'ISR_TTY_RX', channel = 4 ) |
---|
252 | mapping.addIrq( pic, index = 21, isrtype = 'ISR_TTY_RX', channel = 5 ) |
---|
253 | mapping.addIrq( pic, index = 22, isrtype = 'ISR_TTY_RX', channel = 6 ) |
---|
254 | mapping.addIrq( pic, index = 23, isrtype = 'ISR_TTY_RX', channel = 7 ) |
---|
255 | |
---|
256 | ################################### |
---|
257 | ### boot & kernel vsegs mapping |
---|
258 | ################################### |
---|
259 | |
---|
260 | ### global vsegs for preloader & boot_loader are mapped in cluster[0][0] |
---|
261 | ### => same flags CXW_ / identity mapping / non local / big page |
---|
262 | |
---|
263 | mapping.addGlobal( 'seg_preloader', preloader_vbase, preloader_size, |
---|
264 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
265 | identity = True, local = False, big = True ) |
---|
266 | |
---|
267 | mapping.addGlobal( 'seg_boot_mapping', boot_mapping_vbase, boot_mapping_size, |
---|
268 | 'CXW_', vtype = 'BLOB' , x = 0, y = 0, pseg = 'RAM', |
---|
269 | identity = True, local = False, big = True ) |
---|
270 | |
---|
271 | mapping.addGlobal( 'seg_boot_code', boot_code_vbase, boot_code_size, |
---|
272 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
273 | identity = True, local = False, big = True ) |
---|
274 | |
---|
275 | mapping.addGlobal( 'seg_boot_data', boot_data_vbase, boot_data_size, |
---|
276 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
277 | identity = True, local = False, big = True ) |
---|
278 | |
---|
279 | mapping.addGlobal( 'seg_boot_stack', boot_stack_vbase, boot_stack_size, |
---|
280 | 'CXW_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
281 | identity = True, local = False, big = True ) |
---|
282 | |
---|
283 | ### global vseg for RAM-DISK in cluster[0][0] |
---|
284 | ### identity mapping / non local / big pages |
---|
285 | if use_ramdisk: |
---|
286 | |
---|
287 | mapping.addGlobal( 'seg_ramdisk', ramdisk_vbase, ramdisk_size, |
---|
288 | 'C_W_', vtype = 'BUFFER', x = 0, y = 0, pseg = 'RAM', |
---|
289 | identity = True, local = True, big = True ) |
---|
290 | |
---|
291 | ### global vsegs kernel_code, kernel_init : local / big page |
---|
292 | ### replicated in all clusters containing processors |
---|
293 | ### same content => same name / same vbase |
---|
294 | for x in xrange( x_size ): |
---|
295 | for y in xrange( y_size - 1 ): |
---|
296 | |
---|
297 | mapping.addGlobal( 'seg_kernel_code', |
---|
298 | kernel_code_vbase, kernel_code_size, |
---|
299 | 'CXW_', vtype = 'ELF', x = x, y = y, pseg = 'RAM', |
---|
300 | binpath = 'build/kernel/kernel.elf', |
---|
301 | local = True, big = True ) |
---|
302 | |
---|
303 | mapping.addGlobal( 'seg_kernel_init', |
---|
304 | kernel_init_vbase, kernel_init_size, |
---|
305 | 'CXW_', vtype = 'ELF', x = x, y = y, pseg = 'RAM', |
---|
306 | binpath = 'build/kernel/kernel.elf', |
---|
307 | local = True, big = True ) |
---|
308 | |
---|
309 | ### global vseg kernel_data: non local / big page |
---|
310 | ### Only mapped in cluster[0][0] |
---|
311 | mapping.addGlobal( 'seg_kernel_data', |
---|
312 | kernel_data_vbase, kernel_data_size, |
---|
313 | 'C_W_', vtype = 'ELF', x = 0, y = 0, pseg = 'RAM', |
---|
314 | binpath = 'build/kernel/kernel.elf', |
---|
315 | local = False, big = True ) |
---|
316 | |
---|
317 | ### Global vsegs kernel_ptab_x_y: non local / big page |
---|
318 | ### replicated in all clusters containing processors |
---|
319 | ### different content => name & vbase indexed by (x,y) |
---|
320 | for x in xrange( x_size ): |
---|
321 | for y in xrange( y_size - 1 ): |
---|
322 | offset = ((x << y_width) + y) * kernel_ptab_size |
---|
323 | |
---|
324 | mapping.addGlobal( 'seg_kernel_ptab_%d_%d' %(x,y), |
---|
325 | kernel_ptab_vbase + offset, kernel_ptab_size, |
---|
326 | 'CXW_', vtype = 'PTAB', x = x, y = y, pseg = 'RAM', |
---|
327 | local = False, big = True ) |
---|
328 | |
---|
329 | ### global vsegs kernel_heap_x_y : non local / big pages |
---|
330 | ### distributed in all clusters containing processors |
---|
331 | ### different content => name & vbase indexed by (x,y) |
---|
332 | for x in xrange( x_size ): |
---|
333 | for y in xrange( y_size - 1 ): |
---|
334 | offset = ((x << y_width) + y) * kernel_heap_size |
---|
335 | |
---|
336 | mapping.addGlobal( 'seg_kernel_heap_%d_%d' %(x,y), |
---|
337 | kernel_heap_vbase + offset , kernel_heap_size, |
---|
338 | 'C_W_', vtype = 'HEAP', x = x , y = y , pseg = 'RAM', |
---|
339 | local = False, big = True ) |
---|
340 | |
---|
341 | ### global vsegs for external peripherals: non local / big page |
---|
342 | ### only mapped in cluster_io |
---|
343 | mapping.addGlobal( 'seg_bdv', bdv_base, bdv_size, |
---|
344 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'BDV', |
---|
345 | local = False, big = True ) |
---|
346 | |
---|
347 | mapping.addGlobal( 'seg_tty', tty_base, tty_size, |
---|
348 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'TTY', |
---|
349 | local = False, big = True ) |
---|
350 | |
---|
351 | mapping.addGlobal( 'seg_nic', nic_base, nic_size, |
---|
352 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'NIC', |
---|
353 | local = False, big = True ) |
---|
354 | |
---|
355 | mapping.addGlobal( 'seg_cma', cma_base, cma_size, |
---|
356 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'CMA', |
---|
357 | local = False, big = True ) |
---|
358 | |
---|
359 | mapping.addGlobal( 'seg_fbf', fbf_base, fbf_size, |
---|
360 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'FBF', |
---|
361 | local = False, big = True ) |
---|
362 | |
---|
363 | mapping.addGlobal( 'seg_pic', pic_base, pic_size, |
---|
364 | '__W_', vtype = 'PERI', x = x_io, y = y_io, pseg = 'PIC', |
---|
365 | local = False, big = True ) |
---|
366 | |
---|
367 | ### global vsegs for internal peripherals : non local / small pages |
---|
368 | ### allocated in all clusters containing processors |
---|
369 | ### name and vbase indexed by (x,y) |
---|
370 | for x in xrange( x_size ): |
---|
371 | for y in xrange( y_size - 1 ): |
---|
372 | offset = ((x << y_width) + y) * peri_increment |
---|
373 | |
---|
374 | mapping.addGlobal( 'seg_xcu_%d_%d' %(x,y), |
---|
375 | xcu_base + offset, xcu_size, |
---|
376 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'XCU', |
---|
377 | local = False, big = False ) |
---|
378 | |
---|
379 | mapping.addGlobal( 'seg_mmc_%d_%d' %(x,y), |
---|
380 | mmc_base + offset, mmc_size, |
---|
381 | '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'MMC', |
---|
382 | local = False, big = False ) |
---|
383 | |
---|
384 | ### global vsegs kernel_sched : non local / small pages |
---|
385 | ### allocated in all clusters containing processors |
---|
386 | ### different content => name & vbase indexed by (x,y) |
---|
387 | for x in xrange( x_size ): |
---|
388 | for y in xrange( y_size - 1 ): |
---|
389 | offset = ((x << y_width) + y) * kernel_ptab_size |
---|
390 | |
---|
391 | mapping.addGlobal( 'seg_kernel_sched_%d_%d' %(x,y), |
---|
392 | kernel_sched_vbase + offset , kernel_sched_size, |
---|
393 | 'C_W_', vtype = 'SCHED', x = x, y = y, pseg = 'RAM', |
---|
394 | local = False, big = False ) |
---|
395 | |
---|
396 | return mapping |
---|
397 | |
---|
398 | ########################## platform test ############################################# |
---|
399 | |
---|
400 | if __name__ == '__main__': |
---|
401 | |
---|
402 | mapping = arch( x_size = 2, |
---|
403 | y_size = 2, |
---|
404 | nb_procs = 2 ) |
---|
405 | |
---|
406 | # print mapping.netbsd_dts() |
---|
407 | |
---|
408 | print mapping.xml() |
---|
409 | |
---|
410 | # print mapping.giet_vsegs() |
---|
411 | |
---|
412 | |
---|
413 | # Local Variables: |
---|
414 | # tab-width: 4; |
---|
415 | # c-basic-offset: 4; |
---|
416 | # c-file-offsets:((innamespace . 0)(inline-open . 0)); |
---|
417 | # indent-tabs-mode: nil; |
---|
418 | # End: |
---|
419 | # |
---|
420 | # vim: filetype=python:expandtab:shiftwidth=4:tabstop=4:softtabstop=4 |
---|
421 | |
---|