1 | ////////////////////////////////////////////////////////////////////////////// |
---|
2 | // File: tsar_leti_cluster.h |
---|
3 | // Author: Alain Greiner |
---|
4 | // Copyright: UPMC/LIP6 |
---|
5 | // Date : march 2013 |
---|
6 | // This program is released under the GNU public license |
---|
7 | ////////////////////////////////////////////////////////////////////////////// |
---|
8 | |
---|
9 | #ifndef SOCLIB_CABA_TSAR_LETI_CLUSTER_H |
---|
10 | #define SOCLIB_CABA_TSAR_LETI_CLUSTER_H |
---|
11 | |
---|
12 | #include <systemc> |
---|
13 | #include <sys/time.h> |
---|
14 | #include <iostream> |
---|
15 | #include <sstream> |
---|
16 | #include <cstdlib> |
---|
17 | #include <cstdarg> |
---|
18 | |
---|
19 | #include "gdbserver.h" |
---|
20 | #include "mapping_table.h" |
---|
21 | #include "mips32.h" |
---|
22 | #include "vci_simple_ram.h" |
---|
23 | #include "vci_xicu.h" |
---|
24 | #include "vci_local_crossbar.h" |
---|
25 | #include "dspin_local_crossbar.h" |
---|
26 | #include "vci_dspin_initiator_wrapper.h" |
---|
27 | #include "vci_dspin_target_wrapper.h" |
---|
28 | #include "dspin_router.h" |
---|
29 | #include "vci_multi_tty.h" |
---|
30 | #include "vci_block_device_tsar.h" |
---|
31 | #include "vci_mem_cache.h" |
---|
32 | #include "vci_cc_vcache_wrapper.h" |
---|
33 | |
---|
34 | namespace soclib { namespace caba { |
---|
35 | |
---|
36 | /////////////////////////////////////////////////////////////////////////// |
---|
37 | template<size_t dspin_cmd_width, |
---|
38 | size_t dspin_rsp_width, |
---|
39 | typename vci_param_int, |
---|
40 | typename vci_param_ext> class TsarLetiCluster |
---|
41 | /////////////////////////////////////////////////////////////////////////// |
---|
42 | : public soclib::caba::BaseModule |
---|
43 | { |
---|
44 | public: |
---|
45 | |
---|
46 | // Used in destructor |
---|
47 | size_t m_nprocs; |
---|
48 | |
---|
49 | // Ports |
---|
50 | sc_in<bool> p_clk; |
---|
51 | sc_in<bool> p_resetn; |
---|
52 | |
---|
53 | soclib::caba::DspinOutput<dspin_cmd_width> *p_cmd_out; |
---|
54 | soclib::caba::DspinInput<dspin_cmd_width> *p_cmd_in; |
---|
55 | |
---|
56 | soclib::caba::DspinOutput<dspin_rsp_width> *p_rsp_out; |
---|
57 | soclib::caba::DspinInput<dspin_rsp_width> *p_rsp_in; |
---|
58 | |
---|
59 | soclib::caba::DspinOutput<dspin_cmd_width> *p_m2p_out; |
---|
60 | soclib::caba::DspinInput<dspin_cmd_width> *p_m2p_in; |
---|
61 | |
---|
62 | soclib::caba::DspinOutput<dspin_rsp_width> *p_p2m_out; |
---|
63 | soclib::caba::DspinInput<dspin_rsp_width> *p_p2m_in; |
---|
64 | |
---|
65 | soclib::caba::DspinOutput<dspin_cmd_width> *p_cla_out; |
---|
66 | soclib::caba::DspinInput<dspin_cmd_width> *p_cla_in; |
---|
67 | |
---|
68 | // interrupt signals |
---|
69 | sc_signal<bool> signal_false; |
---|
70 | sc_signal<bool> signal_proc_irq[16]; |
---|
71 | sc_signal<bool> signal_irq_mtty; |
---|
72 | sc_signal<bool> signal_irq_memc; |
---|
73 | sc_signal<bool> signal_irq_bdev; |
---|
74 | |
---|
75 | // DSPIN signals between DSPIN routers and local_crossbars |
---|
76 | DspinSignals<dspin_cmd_width> signal_dspin_cmd_l2g_d; |
---|
77 | DspinSignals<dspin_cmd_width> signal_dspin_cmd_g2l_d; |
---|
78 | DspinSignals<dspin_rsp_width> signal_dspin_rsp_l2g_d; |
---|
79 | DspinSignals<dspin_rsp_width> signal_dspin_rsp_g2l_d; |
---|
80 | DspinSignals<dspin_cmd_width> signal_dspin_m2p_l2g_c; |
---|
81 | DspinSignals<dspin_cmd_width> signal_dspin_m2p_g2l_c; |
---|
82 | DspinSignals<dspin_cmd_width> signal_dspin_clack_l2g_c; |
---|
83 | DspinSignals<dspin_cmd_width> signal_dspin_clack_g2l_c; |
---|
84 | DspinSignals<dspin_rsp_width> signal_dspin_p2m_l2g_c; |
---|
85 | DspinSignals<dspin_rsp_width> signal_dspin_p2m_g2l_c; |
---|
86 | |
---|
87 | // Direct VCI signals |
---|
88 | VciSignals<vci_param_int> signal_vci_ini_proc[4]; |
---|
89 | VciSignals<vci_param_int> signal_vci_ini_mdma; |
---|
90 | VciSignals<vci_param_int> signal_vci_ini_bdev; |
---|
91 | VciSignals<vci_param_int> signal_vci_ini_chbuf; |
---|
92 | |
---|
93 | VciSignals<vci_param_int> signal_vci_tgt_memc; |
---|
94 | VciSignals<vci_param_int> signal_vci_tgt_xicu; |
---|
95 | VciSignals<vci_param_int> signal_vci_tgt_mdma; |
---|
96 | VciSignals<vci_param_int> signal_vci_tgt_mtty; |
---|
97 | VciSignals<vci_param_int> signal_vci_tgt_bdev; |
---|
98 | VciSignals<vci_param_int> signal_vci_tgt_fbuf; |
---|
99 | VciSignals<vci_param_int> signal_vci_tgt_mnic; |
---|
100 | VciSignals<vci_param_int> signal_vci_tgt_chbuf; |
---|
101 | VciSignals<vci_param_int> signal_vci_tgt_simh; |
---|
102 | |
---|
103 | VciSignals<vci_param_int> signal_vci_g2l; |
---|
104 | VciSignals<vci_param_int> signal_vci_l2g; |
---|
105 | |
---|
106 | // Coherence DSPIN signals to local crossbar |
---|
107 | DspinSignals<dspin_cmd_width> signal_dspin_m2p_memc; |
---|
108 | DspinSignals<dspin_cmd_width> signal_dspin_clack_memc; |
---|
109 | DspinSignals<dspin_rsp_width> signal_dspin_p2m_memc; |
---|
110 | DspinSignals<dspin_cmd_width> signal_dspin_m2p_proc[4]; |
---|
111 | DspinSignals<dspin_cmd_width> signal_dspin_clack_proc[4]; |
---|
112 | DspinSignals<dspin_rsp_width> signal_dspin_p2m_proc[4]; |
---|
113 | |
---|
114 | // external RAM to MEMC VCI signal |
---|
115 | VciSignals<vci_param_ext> signal_vci_xram; |
---|
116 | |
---|
117 | // Components |
---|
118 | |
---|
119 | VciCcVCacheWrapper<vci_param_int, |
---|
120 | dspin_cmd_width, |
---|
121 | dspin_rsp_width, |
---|
122 | GdbServer<Mips32ElIss> >* proc[4]; |
---|
123 | |
---|
124 | VciMemCache<vci_param_int, |
---|
125 | vci_param_ext, |
---|
126 | dspin_rsp_width, |
---|
127 | dspin_cmd_width>* memc; |
---|
128 | |
---|
129 | VciXicu<vci_param_int>* xicu; |
---|
130 | |
---|
131 | VciSimpleRam<vci_param_ext>* xram; |
---|
132 | |
---|
133 | VciMultiTty<vci_param_int>* mtty; |
---|
134 | |
---|
135 | VciBlockDeviceTsar<vci_param_int>* bdev; |
---|
136 | |
---|
137 | VciLocalCrossbar<vci_param_int>* xbar_cmd; |
---|
138 | |
---|
139 | VciDspinInitiatorWrapper<vci_param_int, |
---|
140 | dspin_cmd_width, |
---|
141 | dspin_rsp_width>* wi_gate; |
---|
142 | |
---|
143 | VciDspinTargetWrapper<vci_param_int, |
---|
144 | dspin_cmd_width, |
---|
145 | dspin_rsp_width>* wt_gate; |
---|
146 | |
---|
147 | DspinLocalCrossbar<dspin_cmd_width>* xbar_m2p; |
---|
148 | DspinLocalCrossbar<dspin_rsp_width>* xbar_p2m; |
---|
149 | DspinLocalCrossbar<dspin_cmd_width>* xbar_cla; |
---|
150 | |
---|
151 | DspinRouter<dspin_cmd_width>* router_cmd; |
---|
152 | DspinRouter<dspin_rsp_width>* router_rsp; |
---|
153 | DspinRouter<dspin_cmd_width>* router_m2p; |
---|
154 | DspinRouter<dspin_rsp_width>* router_p2m; |
---|
155 | DspinRouter<dspin_cmd_width>* router_cla; |
---|
156 | |
---|
157 | TsarLetiCluster( sc_module_name insname, |
---|
158 | size_t nb_procs, // processors |
---|
159 | size_t x, // x coordinate |
---|
160 | size_t y, // y coordinate |
---|
161 | size_t cluster, // y + ymax*x |
---|
162 | const soclib::common::MappingTable &mtd, // internal |
---|
163 | const soclib::common::MappingTable &mtx, // external |
---|
164 | uint32_t reset_address, // boot address |
---|
165 | size_t x_width, // x field bits |
---|
166 | size_t y_width, // y field bits |
---|
167 | size_t l_width, // l field bits |
---|
168 | size_t p_width, // p field bits |
---|
169 | size_t tgtid_memc, |
---|
170 | size_t tgtid_xicu, |
---|
171 | size_t tgtid_mtty, |
---|
172 | size_t tgtid_bdev, |
---|
173 | const char* disk_pathname, |
---|
174 | size_t memc_ways, |
---|
175 | size_t memc_sets, |
---|
176 | size_t l1_i_ways, |
---|
177 | size_t l1_i_sets, |
---|
178 | size_t l1_d_ways, |
---|
179 | size_t l1_d_sets, |
---|
180 | size_t xram_latency, // external ram |
---|
181 | const Loader &loader, |
---|
182 | uint32_t frozen_cycles, |
---|
183 | uint32_t trace_start_cycle, |
---|
184 | bool trace_proc_ok, |
---|
185 | uint32_t trace_proc_id, |
---|
186 | bool trace_memc_ok, |
---|
187 | uint32_t trace_memc_id ); |
---|
188 | |
---|
189 | ~TsarLetiCluster(); |
---|
190 | |
---|
191 | }; |
---|
192 | }} |
---|
193 | |
---|
194 | #endif |
---|