|
Last change
on this file since 1015 was
836,
checked in by meunier, 10 years ago
|
|
Trunk:
- Cosmetic in mem_cache_directory.h and xram_transaction.h
- Renamed mem_cache param dspin_in_width and dspin_out_width to memc_dspin_in_width
and memc_dspin_out_width (because of a bug in soclib-cc ?). Should have updated these
names in the .sd or .py files of all platforms
- Updated the scripts for tsar_generic_xbar to take into account the ideal write-through +
added a graph in create_graphs.py
|
|
File size:
149 bytes
|
| Line | |
|---|
| 1 | SIMUL="../../../platforms/tsar_mono_mmu/simul.x" |
|---|
| 2 | |
|---|
| 3 | #SIMUL=../../../../soclib-svn-june-2009/soclib/soclib/platform/topcells/caba_vgsb_almo_mmu/simul.x |
|---|
Note: See
TracBrowser
for help on using the repository browser.
