|
Last change
on this file since 583 was
568,
checked in by cfuguet, 11 years ago
|
|
Adding support for TSAR platforms using the vci_io_bridge component.
In this case (USE_IOB=1), when a block is read from the disk controller,
the buffer containing the read data must be invalidated in the Memory
Cache as the transfer is done between the disk controller and the RAM.
|
|
File size:
396 bytes
|
| Line | |
|---|
| 1 | #define NB_PROCS 1 |
|---|
| 2 | #define NB_CLUSTERS 1 |
|---|
| 3 | |
|---|
| 4 | #define IRQ_PER_PROC 1 |
|---|
| 5 | |
|---|
| 6 | #define USE_IOB 0 |
|---|
| 7 | #define CACHE_COHERENCE 1 |
|---|
| 8 | #define CACHE_LINE_SIZE 64 // bytes (ie 16 x 32-bit word) |
|---|
| 9 | |
|---|
| 10 | #define BOOT_DEBUG 1 |
|---|
| 11 | #define BOOT_DEBUG_IOC 0 |
|---|
| 12 | |
|---|
| 13 | #define TTY_BASE 0x20000000 |
|---|
| 14 | #define ICU_BASE 0x30000000 |
|---|
| 15 | #define IOC_BASE 0x40000000 |
|---|
| 16 | #define MCC_BASE 0xFFFFFFFF // not used |
|---|
Note: See
TracBrowser
for help on using the repository browser.
