Ignore:
Timestamp:
Mar 12, 2013, 3:20:33 PM (12 years ago)
Author:
cfuguet
Message:

Erasing useless template parameters for the communication/dspin_dhccp_param class.

Modifying consequently the vci_mem_cache_dspin_coherence class to use the
dspin_dhccp_param class without templates.

Introducing in the vci_mem_cache and the vci_mem_cache_dspin_coherence modules
the state CAS_DIR_HIT_COMPARE.

Before this modification, the comparison between the expected data and the actual
data was done directly in the CAS_DIR_HIT_READ state using the data obtained in the
same cycle from the cache.

Now, the data obtained from the cache is stored in a buffer and the next cycle,
in the CAS_DIR_HIT_COMPARE state, the comparison is made using the data from the
buffer.

This modifications allows to eliminate a critical path obtained in the ASIC
synthesis of the memory cache.

File:
1 edited

Legend:

Unmodified
Added
Removed
  • branches/v5/modules/vci_mem_cache/caba/source/include/vci_mem_cache.h

    r295 r313  
    215215        CAS_DIR_LOCK,
    216216        CAS_DIR_HIT_READ,
     217        CAS_DIR_HIT_COMPARE,
    217218        CAS_DIR_HIT_WRITE,
    218219        CAS_UPT_LOCK,
     
    660661      sc_signal<size_t>   r_cas_trt_index;  // Transaction Table index
    661662      sc_signal<size_t>   r_cas_upt_index;  // Update Table index
     663      sc_signal<data_t> * r_cas_data;       // cache line data
    662664
    663665      // Buffer between CAS fsm and INIT_CMD fsm (XRAM read)
Note: See TracChangeset for help on using the changeset viewer.