Changeset 366
- Timestamp:
- Apr 12, 2013, 9:41:35 PM (12 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
branches/v5/modules/vci_cc_vcache_wrapper/caba/source/src/vci_cc_vcache_wrapper.cpp
r364 r366 1285 1285 #endif 1286 1286 1287 r_icache.write_dir( 0, 1288 way, 1287 r_icache.write_dir( way, 1289 1288 set, 1290 1289 CACHE_SLOT_STATE_ZOMBI ); … … 1396 1395 m_cpt_icache_dir_write++; 1397 1396 #endif 1398 r_icache.write_dir( 0, 1399 r_icache_miss_way.read(), 1397 r_icache.write_dir( r_icache_miss_way.read(), 1400 1398 r_icache_miss_set.read(), 1401 1399 CACHE_SLOT_STATE_ZOMBI ); … … 1491 1489 m_cpt_icache_dir_write++; 1492 1490 #endif 1493 r_icache.write_dir( 0, 1494 r_icache_miss_way.read(), 1491 r_icache.write_dir( r_icache_miss_way.read(), 1495 1492 r_icache_miss_set.read(), 1496 1493 CACHE_SLOT_STATE_ZOMBI); … … 1940 1937 if (r_icache_cc_need_write.read()) 1941 1938 { 1942 r_icache.write_dir( 0, 1943 r_icache_cc_way.read(), 1939 r_icache.write_dir( r_icache_cc_way.read(), 1944 1940 r_icache_cc_set.read(), 1945 1941 CACHE_SLOT_STATE_ZOMBI ); … … 2150 2146 &cache_word, 2151 2147 &cache_state ); 2148 2152 2149 #ifdef INSTRUMENTATION 2153 2150 m_cpt_dcache_dir_read++; … … 2370 2367 // checking processor mode: 2371 2368 if ( (m_dreq.mode == iss_t::MODE_USER) && 2372 (xtn_opcode != iss_t:: 2369 (xtn_opcode != iss_t::XTN_SYNC) && 2373 2370 (xtn_opcode != iss_t::XTN_DCACHE_INVAL) && 2374 2371 (xtn_opcode != iss_t::XTN_DCACHE_FLUSH) && … … 2577 2574 // The read requests are taken only if there is no cache update. 2578 2575 // We request a VCI transaction to CMD FSM if miss or uncachable 2576 2579 2577 if ( ((m_dreq.type == iss_t::DATA_READ)) 2580 2578 and not r_dcache_updt_req.read() ) … … 3598 3596 m_cpt_dcache_dir_write++; 3599 3597 #endif 3600 r_dcache.write_dir( 0, 3601 way, 3598 r_dcache.write_dir( way, 3602 3599 set, 3603 3600 CACHE_SLOT_STATE_ZOMBI ); … … 3734 3731 m_cpt_dcache_dir_write++; 3735 3732 #endif 3736 r_dcache.write_dir( 0, 3737 way, 3733 r_dcache.write_dir( way, 3738 3734 set, 3739 3735 CACHE_SLOT_STATE_ZOMBI ); … … 3871 3867 m_cpt_dcache_dir_read++; 3872 3868 #endif 3873 r_dcache.write_dir( 0, 3874 way, 3869 r_dcache.write_dir( way, 3875 3870 set, 3876 3871 CACHE_SLOT_STATE_ZOMBI ); … … 4675 4670 m_cpt_dcache_dir_write++; 4676 4671 #endif 4677 r_dcache.write_dir( 0, 4678 way, 4672 r_dcache.write_dir( way, 4679 4673 set, 4680 4674 CACHE_SLOT_STATE_ZOMBI ); … … 4877 4871 r_dcache_vci_ll_req.read() or 4878 4872 r_dcache_vci_unc_req.read()) 4879 or r_vci_cmd_imiss_prio.read() ) ; 4873 or r_vci_cmd_imiss_prio.read() ); 4874 4880 4875 4881 4876 // 1 - Data Read Miss
Note: See TracChangeset
for help on using the changeset viewer.