Ignore:
Timestamp:
Oct 23, 2013, 12:12:44 AM (11 years ago)
Author:
bouyer
Message:

Switch to using a mealy function. This seems to be the only way to get output
signals in sync with the spi_clk in all cases.
Now this model works in cosimulation with the VHDL spi controller.

File:
1 edited

Legend:

Unmodified
Added
Removed
Note: See TracChangeset for help on using the changeset viewer.