Changeset 752 for trunk/modules/vci_cc_vcache_wrapper/caba
- Timestamp:
- Jul 18, 2014, 11:38:54 AM (10 years ago)
- File:
-
- 1 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/modules/vci_cc_vcache_wrapper/caba/source/src/vci_cc_vcache_wrapper.cpp
r740 r752 29 29 30 30 #include <cassert> 31 #include <signal.h> 32 31 33 #include "arithmetics.h" 32 34 #include "../include/vci_cc_vcache_wrapper.h" … … 1142 1144 // We register processor request 1143 1145 r_icache_vaddr_save = m_ireq.addr; 1146 paddr = (paddr_t) m_ireq.addr; 1144 1147 1145 1148 // sytematic itlb access (if activated) … … 1157 1160 &tlb_set ); // unused 1158 1161 } 1159 else 1160 { 1161 if (vci_param::N > 32) 1162 { 1163 paddr = (paddr_t)m_ireq.addr | 1164 ((paddr_t)r_icache_paddr_ext.read() << 32); 1165 } 1166 else 1167 { 1168 paddr = (paddr_t)m_ireq.addr; 1169 } 1162 else if (vci_param::N > 32) 1163 { 1164 paddr = paddr | ((paddr_t) r_icache_paddr_ext.read() << 32); 1170 1165 } 1171 1166 … … 2249 2244 // updt_request, wbuf_request, wbuf_write_miss. 2250 2245 { 2251 paddr_t paddr; // physical address2246 paddr_t paddr; 2252 2247 pte_info_t tlb_flags; 2253 2248 size_t tlb_way; … … 2267 2262 2268 2263 // physical address computation : systematic DTLB access if activated) 2264 paddr = (paddr_t) m_dreq.addr; 2269 2265 if ( m_dreq.valid ) 2270 2266 { … … 2283 2279 else // identity mapping 2284 2280 { 2285 paddr = (paddr_t)m_dreq.addr;2286 2281 // we take into account the paddr extension 2287 2282 if (vci_param::N > 32) … … 2293 2288 if ( r_mmu_mode.read() & DATA_CACHE_MASK) 2294 2289 { 2290 2295 2291 if ( m_dreq.valid and r_dcache_updt_req.read() ) // read DIR and write DATA 2296 2292 {
Note: See TracChangeset
for help on using the changeset viewer.