Changeset 939
- Timestamp:
- Feb 8, 2015, 9:46:25 PM (10 years ago)
- Location:
- trunk/platforms/tsar_generic_leti
- Files:
-
- 2 edited
Legend:
- Unmodified
- Added
- Removed
-
trunk/platforms/tsar_generic_leti/arch.py
r937 r939 132 132 133 133 boot_data_vbase = 0x000D0000 # ident 134 boot_data_size = 0x000 C0000 # 768Kbytes135 136 boot_stack_vbase = 0x001 90000 # ident137 boot_stack_size = 0x000 70000 # 448Kbytes134 boot_data_size = 0x000B0000 # 704 Kbytes 135 136 boot_stack_vbase = 0x00180000 # ident 137 boot_stack_size = 0x00080000 # 512 Kbytes 138 138 139 139 ### define ramdisk vseg / must be identity mapping in cluster[0][0] … … 172 172 173 173 mapping = Mapping( name = platform_name, 174 p_type = platform_type,175 174 x_size = x_size, 176 175 y_size = y_size, … … 265 264 266 265 ### global vsegs for preloader & boot_loader are mapped in cluster[0][0] 267 ### we want to pack those 5 vsegs in the same big page268 266 ### => same flags CXW_ / identity mapping / non local / big page 269 267 … … 342 340 local = False, big = True ) 343 341 344 ### global vsegs kernel_sched : non local / small pages345 ### allocated in all clusters containing processors346 ### different content => name & vbase indexed by (x,y)347 for x in xrange( x_size ):348 for y in xrange( y_size - 1 ):349 offset = ((x << y_width) + y) * kernel_ptab_size350 351 mapping.addGlobal( 'seg_kernel_sched_%d_%d' %(x,y),352 kernel_sched_vbase + offset , kernel_sched_size,353 'C_W_', vtype = 'SCHED', x = x, y = y, pseg = 'RAM',354 local = False, big = False )355 356 342 ### global vsegs kernel_heap_x_y : non local / big pages 357 343 ### distributed in all clusters containing processors … … 413 399 mmc_base + offset, mmc_size, 414 400 '__W_', vtype = 'PERI' , x = x , y = y , pseg = 'MMC', 401 local = False, big = False ) 402 403 ### global vsegs kernel_sched : non local / small pages 404 ### allocated in all clusters containing processors 405 ### different content => name & vbase indexed by (x,y) 406 for x in xrange( x_size ): 407 for y in xrange( y_size - 1 ): 408 offset = ((x << y_width) + y) * kernel_ptab_size 409 410 mapping.addGlobal( 'seg_kernel_sched_%d_%d' %(x,y), 411 kernel_sched_vbase + offset , kernel_sched_size, 412 'C_W_', vtype = 'SCHED', x = x, y = y, pseg = 'RAM', 415 413 local = False, big = False ) 416 414 -
trunk/platforms/tsar_generic_leti/top.cpp
r937 r939 604 604 #endif 605 605 606 loader.memory_default(0x AA);606 loader.memory_default(0x55); 607 607 608 608 typedef soclib::common::GdbServer<soclib::common::Mips32ElIss> proc_iss; … … 1133 1133 1134 1134 // Monitor a specific address for L2 cache 1135 // clusters[ 1][1]->memc->cache_monitor(0x200000F000ULL);1135 // clusters[0][0]->memc->cache_monitor( 0x0000201E00ULL ); 1136 1136 1137 1137 // Monitor a specific address for one XRAM 1138 // clusters[0][0]->xram->start_monitor( 0x 200000F00ULL , 64);1138 // clusters[0][0]->xram->start_monitor( 0x0000201E00ULL , 64); 1139 1139 1140 1140 // stats display
Note: See TracChangeset
for help on using the changeset viewer.