Timeline
Dec 18, 2012:
- 11:15 AM CacheCoherence edited by
- updated information about the use of the pktid and trdid fields in the … (diff)
Dec 17, 2012:
- 3:49 PM Changeset [285] by
- Fixing a bug identified by Hao: there was a dead-lock condition if: - …
Dec 11, 2012:
- 6:19 PM Changeset [284] by
- Updated of the vci trdid/rtrdid and pktid/rpktid fields for the direct …
Dec 10, 2012:
- 6:24 PM Changeset [283] by
- Changed default value to 0 for the L1_MULTI_CACHE define Fixed some …
Dec 8, 2012:
- 5:01 PM Changeset [282] by
- Complete r281: Keep BEV bit set in STATUS register, and add an …
- 4:59 PM Changeset [281] by
- Keep BEV bit set in STATUS register, and add an exception handler at …
- 4:58 PM Changeset [280] by
- Remove unused base_addresses
Dec 5, 2012:
- 6:55 PM Changeset [279] by
- Introducing multi block read in the ioc_read function for the FPGA platform
Dec 4, 2012:
- 1:31 PM Changeset [278] by
- The ring is cpu-ungry, so give one thread per ring when running under …
Nov 30, 2012:
- 1:20 PM Changeset [277] by
- Fixing bug in the alloc dir FSM. The READ FSM release the lock on the …
Nov 29, 2012:
- 4:51 PM Changeset [276] by
- A boot loader to be stored in ROM of a TSAR platform. Based on Cesar …
- 1:21 PM Changeset [275] by
- This VHDL implementation uses rings, use rings here too.
- 12:57 PM Changeset [274] by
- Add a platform describing as closely as possible the hardware that is …
Nov 28, 2012:
- 11:51 AM Changeset [273] by
- Modificating the VCI Memory Cache to align the VHDL and the SOCLIB …
Note: See TracTimeline
for information about the timeline view.
